IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 

Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 67/141

Download datasheet (3Mb)Embed
PrevNext
0945I–AVR–02/07
Figure 41. UART Transmitter
DATA BUS
BAUD x 16
BAUD RATE
XTAL
GENERATOR
STORE UDR
SHIFT ENABLE
CONTROL LOGIC
IDLE
UART CONTROL
REGISTER (UCR)
On the baud rate clock following the transfer operation to the Shift Register, the start bit
is shifted out on the TXD pin, followed by the data, LSB first. When the stop bit has been
shifted out, the Shift Register is loaded if any new data has been written to the UDR dur-
ing the transmission. During loading, UDRE is set. If there is no new data in the UDR
Register to send when the stop bit is shifted out, the UDRE Flag will remain set. In this
case, after the stop bit has been present on TXD for one bit length, the TX Complete
Flag (TXC) in USR is set.
The TXEN bit in UCR enables the UART Transmitter when set (one). When this bit is
cleared (zero), the PE1 pin can be used for general I/O. When TXEN is set, the UART
Transmitter will be connected to PE1, which is forced to be an output pin regardless of
the setting of the DDE1 bit in DDRE.
ATmega103(L)
/16
UART I/O DATA
REGISTER (UDR)
1
BAUD
10(11)-BIT TX
SHIFT REGISTER
UART STATUS
REGISTER (USR)
DATA BUS
TXC
UDRE
IRQ
IRQ
PIN CONTROL
LOGIC
TXD
67