IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 


Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 95/141

Download datasheet (3Mb)Embed
PrevNext
Port D Data Register – PORTD
Port D Data Direction Register
– DDRD
Port D Input Pins Address –
PIND
Port D as General Digital I/O
Alternate Functions of Port D
0945I–AVR–02/07
When the pins are used for the alternate function, the DDRD and PORTD Registers
have to be set according to the alternate function description.
Bit
7
6
5
$12
PORTD7
PORTD6
PORTD5
Read/Write
R/W
R/W
R/W
Initial Value
0
0
0
Bit
7
6
5
$11
DDD7
DDD6
DDD5
Read/Write
R/W
R/W
R/W
Initial Value
0
0
0
Bit
7
6
5
$10
PIND7
PIND6
PIND5
Read/Write
R
R
R
Initial Value
N/A
N/A
N/A
The Port D Input Pins address (PIND) is not a register, and this address enables access
to the physical value on each Port D pin. When reading PORTD, the Port D Data Latch
is read, and when reading PIND, the logical values present on the pins are read.
PDn, General I/O pin: The DDDn bit in the DDRD Register selects the direction of this
pin. If DDDn is set (one), PDn is configured as an output pin. If DDDn is cleared (zero),
PDn is configured as an input pin. If PDn is set (one) when configured as an input pin
the MOS pull-up resistor is activated. To switch the pull-up resistor off the PDn has to be
cleared (zero) or the pin has to be configured as an output pin. The port pins are tri-
stated when a reset condition becomes active, even if the clock is not running.
Table 32. DDDn Bits on Port D Pins
DDDn
PORTDn
I/O
0
0
Input
0
1
Input
1
0
Output
1
1
Output
Note:
n: 7,6...0, pin number
The alternate pin functions of Port D are:
• INT0..INT3 – Port D, Bits 0..3
External Interrupt sources 0 - 3. The PD0 - PD3 pins can serve as external active low
interrupt sources to the MCU. The internal pull-up MOS resistors can be activated as
described above. See the interrupt description for further details, and how to enable the
sources.
ATmega103(L)
4
3
2
1
PORTD4
PORTD3
PORTD2
PORTD1
R/W
R/W
R/W
R/W
0
0
0
0
4
3
2
1
DDD4
DDD3
DDD2
DDD1
R/W
R/W
R/W
R/W
0
0
0
0
4
3
2
1
PIND4
PIND3
PIND2
PIND1
R
R
R
R
N/A
N/A
N/A
N/A
Pull-up
Comment
No
Tri-state (high-Z)
Yes
PDn will source current if ext. pulled low.
No
Push-pull Zero Output
No
Push-pull One Output
0
PORTD0
PORTD
R/W
0
0
DDD0
DDRD
R/W
0
0
PIND0
PIND
R
N/A
95