IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 


Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 96/141

Download datasheet (3Mb)Embed
PrevNext
Port D Schematics
ATmega103(L)
96
• IC1 – Port D, Bit 4
IC1, Input Capture pin for Timer/Counter1. When a positive or negative (selectable)
edge is applied to this pin, the contents of Timer/Counter1 is transferred to the
Timer/Counter1 Input Capture Register. The pin has to be configured as an input to
serve this function. See the Timer/Counter1 description on how to operate this function.
The internal pull-up MOS resistor can be activated as described above.
• T1 – Port D, Bit 6
T1, Timer/Counter1 counter source. See the Timer description for further details.
• T2 – Port D, Bit 7
T2, Timer/Counter2 counter source. See the Timer description for further details.
Note that all port pins are synchronized. The synchronization latches are, however, not
shown in the figures.
Figure 62. Port D Schematic Diagram (Pins PD0, PD1, PD2 and PD3)
MOS
PULL-
UP
PDn
WP:
WRITE PORTD
WD:
WRITE DDRD
RL:
READ PORTD LATCH
RP:
READ PORTD PIN
RD:
READ DDRD
n:
0, 1, 2, 3
RD
RESET
R
Q
D
DDDn
C
WD
RESET
R
Q
D
PORTDn
C
RL
WP
RP
INTn
0945I–AVR–02/07