ATMEGA32L-8AI Atmel, ATMEGA32L-8AI Datasheet

IC AVR MCU 32K LV 8MHZ IND44TQFP

ATMEGA32L-8AI

Manufacturer Part Number
ATMEGA32L-8AI
Description
IC AVR MCU 32K LV 8MHZ IND44TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA32L-8AI

Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA32L-8AI
Manufacturer:
AD
Quantity:
6
Part Number:
ATMEGA32L-8AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA32L-8AI
Manufacturer:
AT
Quantity:
20 000
Features
High-performance, Low-power Atmel
Advanced RISC Architecture
High Endurance Non-volatile Memory segments
JTAG (IEEE std. 1149.1 Compliant) Interface
Peripheral Features
Special Microcontroller Features
I/O and Packages
Operating Voltages
Speed Grades
Power Consumption at 1 MHz, 3V, 25⋅C
– 131 Powerful Instructions – Most Single-clock Cycle Execution
– 32 x 8 General Purpose Working Registers
– Fully Static Operation
– Up to 16 MIPS Throughput at 16 MHz
– On-chip 2-cycle Multiplier
– 32Kbytes of In-System Self-programmable Flash program memory
– 1024Bytes EEPROM
– 2Kbyte Internal SRAM
– Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
– Data retention: 20 years at 85°C/100 years at 25°C
– Optional Boot Code Section with Independent Lock Bits
– Programming Lock for Software Security
– Boundary-scan Capabilities According to the JTAG Standard
– Extensive On-chip Debug Support
– Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
– Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
– One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture
– Real Time Counter with Separate Oscillator
– Four PWM Channels
– 8-channel, 10-bit ADC
– Byte-oriented Two-wire Serial Interface
– Programmable Serial USART
– Master/Slave SPI Serial Interface
– Programmable Watchdog Timer with Separate On-chip Oscillator
– On-chip Analog Comparator
– Power-on Reset and Programmable Brown-out Detection
– Internal Calibrated RC Oscillator
– External and Internal Interrupt Sources
– Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby
– 32 Programmable I/O Lines
– 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
– 2.7V - 5.5V for ATmega32L
– 4.5V - 5.5V for ATmega32
– 0 - 8MHz for ATmega32L
– 0 - 16MHz for ATmega32
– Active: 1.1mA
– Idle Mode: 0.35mA
– Power-down Mode: < 1µA
True Read-While-Write Operation
Mode
and Extended Standby
In-System Programming by On-chip Boot Program
8 Single-ended Channels
7 Differential Channels in TQFP Package Only
2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
®
AVR
®
8-bit Microcontroller
(1)
8-bit
Microcontroller
with 32KBytes
In-System
Programmable
Flash
ATmega32
ATmega32L
Summary
2503QS–AVR–02/11

Related parts for ATMEGA32L-8AI

ATMEGA32L-8AI Summary of contents

Page 1

... I/O and Packages – 32 Programmable I/O Lines – 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF • Operating Voltages – 2.7V - 5.5V for ATmega32L – 4.5V - 5.5V for ATmega32 • Speed Grades – 8MHz for ATmega32L – 16MHz for ATmega32 • ...

Page 2

Pin Configurations Figure 1. Pinout ATmega32 2503QS–AVR–02/11 PDIP (XCK/T0) PB0 (T1) PB1 (INT2/AIN0) PB2 (OC0/AIN1) PB3 (SS) PB4 (MOSI) PB5 (MISO) PB6 (SCK) PB7 RESET VCC GND XTAL2 XTAL1 (RXD) PD0 (TXD) PD1 (INT0) PD2 (INT1) PD3 (OC1B) PD4 (OC1A) ...

Page 3

... Overview The Atmel enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega32 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. Block Diagram Figure 2. Block Diagram VCC GND AVCC AREF 2503QS–AVR–02/11 ® ...

Page 4

... Atmel ATmega32 is a powerful microcontroller that provides a highly-flexible and cost-effec- tive solution to many embedded control applications. The Atmel AVR ATmega32 is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emula- tors, and evaluation kits. ...

Page 5

Port B (PB7..PB0) Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins ...

Page 6

... Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr. Note: Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. ...

Page 7

Register Summary Address Name Bit 7 $3F ($5F) SREG I $3E ($5E) SPH – $3D ($5D) SPL SP7 Timer/Counter0 Output Compare Register $3C ($5C) OCR0 $3B ($5B) GICR INT1 $3A ($5A) GIFR INTF1 $39 ($59) TIMSK OCIE2 $38 ($58) TIFR ...

Page 8

Address Name Bit 7 $01 ($21) TWSR TWS7 $00 ($20) TWBR Two-wire Serial Interface Bit Rate Register Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debug- ger specific ...

Page 9

Instruction Set Summary Mnemonics Operands Description ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract ...

Page 10

Mnemonics Operands Description BRIE k Branch if Interrupt Enabled BRID k Branch if Interrupt Disabled DATA TRANSFER INSTRUCTIONS MOV Rd, Rr Move Between Registers MOVW Rd, Rr Copy Register Word LDI Rd, K Load Immediate LD Rd, X Load Indirect ...

Page 11

Mnemonics Operands Description CLH Clear Half Carry Flag in SREG MCU CONTROL INSTRUCTIONS NOP No Operation SLEEP Sleep WDR Watchdog Reset BREAK Break 2503QS–AVR–02/11 ATmega32(L) Operation Flags H ← None (see specific descr. for Sleep function) None (see ...

Page 12

... Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) 2503QS–AVR–02/11 (2) Ordering Code Package ATmega32L-8AU 44A (3) ATmega32L-8AUR 44A ATmega32L-8PU 40P6 ATmega32L-8MU 44M1 (3) ATmega32L-8MUR 44M1 ATmega32-16AU 44A (3) ATmega32-16AUR 44A ATmega32-16PU 40P6 ATmega32-16MU 44M1 (3) ATmega32-16MUR 44M1 Package Type ATmega32(L) ...

Page 13

Packaging Information 44A PIN 1 IDENTIFIER e C Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 ...

Page 14

A SEATING PLANE Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC. 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010"). ...

Page 15

... D Marked Pin TOP VIEW BOTTOM VIEW Note: JEDEC Standard MO-220, Fig. 1 (SAW Singulation) VKKD-3. Package Drawing Contact: packagedrawings@atmel.com 2503QS–AVR–02/11 E Pin #1 Corner Pin #1 Option A 1 Triangle 2 3 Option B Pin #1 Chamfer (C 0.30) Option C Pin #1 Notch e (0.20 R) TITLE 44M1, 44-pad 1.0 mm Body, Lead Pitch 0 ...

Page 16

Errata ATmega32, rev. A • First Analog Comparator conversion may be delayed • Interrupts may be lost when writing the timer registers in the asynchronous timer to F • IDCODE masks data from TDI input • Reading EEPROM by using ...

Page 17

... Revision History Changes from Rev. 1. Updated correct one. 2503P-07/09 to Rev. 2503Q-02/11 2. Updated the datasheet according to the Atmel new Brand Style Guide. 3. Updated Changes from Rev. 1. Inserted Note in 2503O-07/ Note 6 and Note 7 in Rev. 2503P-07/10 3. Updated Changes from Rev ...

Page 18

Updated Changes from Rev. 1. Updated 2503I-04/06 to Rev. 2. Updated 2503J-10/06 page 3. Updated typo in table note Updated Changes from Rev. 1. Updated 2503H-03/ Added Rev. 2503I-04/06 3. Added note to 4. ...

Page 19

Changes from Rev. 1. Updated and changed “On-chip Debug System” to 2503D-02/03 to Debug System” on page Rev. 2503E-09/03 2. Updated 3. Updated 4. Updated description for Bit 7 – JTD: JTAG Interface Disable on 5. Added a note regarding ...

Page 20

Added a sub section regarding OCD-system and power consumption in the section “Minimizing Power Consumption” on page 6. Corrected typo (WGM-bit setting) for: – “Fast PWM Mode” on page 75 – “Phase Correct PWM Mode” on page 76 – ...

Page 21

... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...

Related keywords