CY8C26443-24SI

Manufacturer Part NumberCY8C26443-24SI
DescriptionIC MCU 16K FLASH 256B 28-SOIC
ManufacturerCypress Semiconductor Corp
SeriesPSOC™ CY8C26xxx
CY8C26443-24SI datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of CY8C26443-24SI

Core ProcessorM8CCore Size8-Bit
Speed24MHzConnectivitySPI, UART/USART
PeripheralsLVD, POR, PWM, WDTNumber Of I /o24
Program Memory Size16KB (16K x 8)Program Memory TypeFLASH
Ram Size256 x 8Voltage - Supply (vcc/vdd)3 V ~ 5.25 V
Data ConvertersA/D 1x8b, 1x11b, 1x12b; D/A 1x9bOscillator TypeInternal
Operating Temperature-40°C ~ 85°CPackage / Case28-SOIC (7.5mm Width)
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantEeprom Size-
Other names428-1430
428-1430-5
428-1430
  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
Page 74/148

Download datasheet (2Mb)Embed
PrevNext
Cypress MicroSystems CY8C25122/CY8C26233/CY8C26443/CY8C26643 Family Data Sheet
10.6
Analog PSoC Block Clocking Options
All analog PSoC blocks in a particular Analog Column
share the same clock signal. Choosing the clocking for
an analog PSoC block is a two-step process.
1.
First, if the user wants to use the ACLK0 and
ACLK1 system-clocking signals, the digital PSoC
blocks that serve as the source for these signals
must be selected. This selection is made in the Ana-
log Clock Select Register (CLK_CR1).
10.6.1 Analog Column Clock Select Register
Table 63:
Analog Column Clock Select Register
Bit #
7
6
POR
0
0
Read/
RW
RW
Write
Acolumn3
Acolumn3
Bit Name
[1]
[0]
Bit [7:6] : Acolumn3 [1:0]
0 0 = 24V1
0 1 = 24V2
1 0 = ACLK0
1 1 = ACLK1
Bit [5:4] : Acolumn2 [1:0]
0 0 = 24V1
0 1 = 24V2
1 0 = ACLK0
1 1 = ACLK1
Bit [3:2] : Acolumn1 [1:0]
0 0 = 24V1
0 1 = 24V2
1 0 = ACLK0
1 1 = ACLK1
Bit [1:0] : Acolumn0 [1:0]
0 0 = 24V1
0 1 = 24V2
1 0 = ACLK0
1 1 = ACLK1
Analog Column Clock Select Register (CLK_CR0, Address = Bank 1, 60h)
74
Document #: 38-12010 CY Rev. ** CMS Rev. 3.20
2.
Next, the user must select the source for the
Acolumn0 , Acolumn1 , Acolumn2 , and Acolumn3
system-clocking signals. The user will choose the
clock for Acolumnx[1:0] bits in the Analog Column
Clock Select Register (CLK_CR0). Each analog
PSoC block in a particular Analog Column is
clocked from the Acolumn[x] system-clocking sig-
nal for that column. (Note that the Acolumn[x] sig-
nals have a 1:4 divider on them.)
5
4
3
0
0
0
RW
RW
RW
Acolumn2
Acolumn2
Acolumn1
[1]
[0]
[1]
2
1
0
0
0
0
RW
RW
RW
Acolumn1
Acolumn0
Acolumn0
[0]
[1]
[0]
September 5, 2002