W78E516B40DL Nuvoton Technology Corporation of America, W78E516B40DL Datasheet

no-image

W78E516B40DL

Manufacturer Part Number
W78E516B40DL
Description
IC MCU 8-BIT 64K FLASH 40-DIP
Manufacturer
Nuvoton Technology Corporation of America
Series
W78r
Datasheet

Specifications of W78E516B40DL

Core Processor
8052
Core Size
8-Bit
Speed
40MHz
Connectivity
EBI/EMI, UART/USART
Peripherals
POR
Number Of I /o
32
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
40-DIP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W78E516B40DL
Manufacturer:
WINBOND
Quantity:
5 530
Part Number:
W78E516B40DL
Manufacturer:
WINBOND
Quantity:
5 120
Part Number:
W78E516B40DL
Manufacturer:
TI
Quantity:
6 249
Part Number:
W78E516B40DL
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Table of Contents-
1.
2.
3.
4.
5.
6.
7.
8.
GENERAL DESCRIPTION ......................................................................................................... 3
FEATURES ................................................................................................................................. 3
PIN CONFIGURATIONS ............................................................................................................ 4
PIN DESCRIPTION..................................................................................................................... 5
FUNCTIONAL DESCRIPTION ................................................................................................... 6
5.1
5.2
5.3
5.4
5.5
5.6
5.7
5.8
5.9
5.10
5.11
5.12
5.13
SECURITY ................................................................................................................................ 20
6.1
6.2
6.3
6.4
ELECTRICAL CHARACTERISTICS......................................................................................... 22
7.1
7.2
7.3
TIMING WAVEFORMS ............................................................................................................. 26
8.1
8.2
8.3
RAM ................................................................................................................................ 6
Timers 0, 1 and 2 ............................................................................................................ 6
Clock ............................................................................................................................... 7
Crystal Oscillator............................................................................................................. 7
External Clock................................................................................................................. 7
Power Management........................................................................................................ 7
Reduce EMI Emission .................................................................................................... 7
Reset............................................................................................................................... 7
Port 4 .............................................................................................................................. 9
Port 4 Base Address Registers .................................................................................... 12
In-System Programming (ISP) Mode............................................................................ 14
In-System Programming Control Register (CHPCON)................................................. 16
Lock Bit ......................................................................................................................... 20
MOVC Inhibit................................................................................................................. 20
Encryption ..................................................................................................................... 21
Oscillator Control .......................................................................................................... 21
Absolute Maximum Ratings .......................................................................................... 22
D.C. Characteristics...................................................................................................... 22
A.C. Characteristics ...................................................................................................... 24
Program Fetch Cycle .................................................................................................... 26
Data Read Cycle........................................................................................................... 26
Data Write Cycle ........................................................................................................... 27
INT2
/
INT3
...................................................................................................................... 9
8-BIT MICROCONTROLLER
- 1 -
Publication Release Date: December 4, 2006
W78E516B Data Sheet
Revision A11

Related parts for W78E516B40DL

W78E516B40DL Summary of contents

Page 1

Table of Contents- 1. GENERAL DESCRIPTION ......................................................................................................... 3 2. FEATURES ................................................................................................................................. 3 3. PIN CONFIGURATIONS ............................................................................................................ 4 4. PIN DESCRIPTION..................................................................................................................... 5 5. FUNCTIONAL DESCRIPTION ................................................................................................... 6 5.1 RAM ................................................................................................................................ 6 5.2 Timers 0, 1 and 2 ............................................................................................................ 6 5.3 Clock ...

Page 2

Port Access Cycle......................................................................................................... 27 9. TYPICAL APPLICATION CIRCUITS ........................................................................................ 28 9.1 External Program Memory and Crystal ........................................................................ 28 9.2 Expanded External Data Memory and Oscillator ......................................................... 29 10. PACKAGE DIMENSIONS ......................................................................................................... 30 10.1 40-pin DIP ..................................................................................................................... 30 10.2 44-pin ...

Page 3

... One full duplex serial port • Six-sources, two-level interrupt capability • Built-in power management • Code protection • Packaged in − Lead Free (ROHS) DIP 40: − Lead Free (ROHS) PLCC 44: W78E516B40PL − Lead Free (ROHS) PQFP 44: W78E516B40FL W78E516B40DL Publication Release Date: December 4, 2006 - 3 - W78E516B Revision A11 ...

Page 4

PIN CONFIGURATIONS 40-Pin DIP 44-Pin PLCC / ...

Page 5

PIN DESCRIPTION SYMBOL TYPE EXTERNAL ACCESS ENABLE: This pin forces the processor to execute the external ROM. The ROM address and data will not be presented on the bus the EA pin is high. PROGRAM STORE ...

Page 6

FUNCTIONAL DESCRIPTION The W78E516B architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, one special purpose programmable 4-bits I/O port, 512 bytes of RAM, three timer/counters, a serial port and an internal 74373 ...

Page 7

Clock The W78E516B is designed with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used by default. This makes the W78E516B relatively insensitive to duty cycle variations in the ...

Page 8

W78E516B Special Function Registers (SFRs) and Reset Values 00000000 E8 +ACC E0 00000000 +P4 D8 xxxx1111 +PSW D0 00000000 +T2CON RCAP2L C8 00000000 00000000 XICON P4CONA C0 00000000 00000000 +IP B8 00000000 +P3 B0 00000000 +IE A8 ...

Page 9

Port 4 Port 4, address D8H 4-bit multipurpose programmable I/O port. Each bit can be configured individually by software. The Port 4 has four different operation modes. Mode 0: P4.0 − P4 bi-directional I/O port ...

Page 10

XICON - external interrupt control (C0H) PX3 EX3 IE3 PX3: External interrupt 3 priority high if set EX3: External interrupt 3 enable if set IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced IT3: ...

Page 11

P4CONB (C3H) BIT NAME 00: Mode 0. P4 general purpose I/O port which is the same as Port1. 01: Mode 1. P4 Read Strobe signal for chip select purpose. The address range depends on the SFR ...

Page 12

P2ECON (AEH) BIT NAME The active polarity of P4.3 when pin P4.3 is defined as read and/or write strobe signal P4.3 is active high when pin P4.3 is defined as read and/or write strobe 7 P43CSINV signal. = ...

Page 13

P4 (D8H) BIT NAME 7 - Reserve 6 - Reserve 5 - Reserve 4 - Reserve 3 P43 Port 4 Data bit which outputs to pin P4.3 at mode 0. 2 P42 Port 4 Data bit which outputs to pin ...

Page 14

P4 REGISTER P4.x READ WRITE ADDRESS BUS REGISTER P4xAL P4xAH 5.12 In-System Programming (ISP) Mode The W78E516B equips one 64K byte of main Flash EPROM bank for application program (called APROM) and one 4K byte of auxiliary Flash EPROM bank ...

Page 15

SFRAH, SFRAL: The objective address of on-chip Flash EPROM in the in-system programming mode. SFRFAH contains the high-order byte of address, SFRFAL contains the low-order byte of address. SFRFD: The programming data for on-chip Flash EPROM in programming mode. SFRCN: ...

Page 16

In-System Programming Control Register (CHPCON) CHPCON (BFH) BIT NAME When this bit is set to 1, and both FBOOTSL and FPROGEN are set SWRESET will enforce microcontroller reset to initial condition just like power on reset. ...

Page 17

F04KBOOT MODE P4.3 P2 P2.7 P2.6 RST P2 The Reset Timing For Entering F04KBOOT Mode Publication Release Date: December 4, 2006 - 17 - W78E516B MODE FO4KBOOT FO4KBOOT Hi-Z Hi-Z ...

Page 18

The Algorithm of In-System Programming START Enter In-System No Programming Mode ? (conditions depend on user's application) Yes Setting control registers MOV CHPENR,#87H MOV CHPENR,#59H MOV CHPCON,#03H Setting Timer (about 1.5 us) and enable timer interrupt Start Timer and enter ...

Page 19

Go Timer Interrupt Service Routine: Stop Timer & disable interrupt Yes Is F04KBOOT Mode? (CHPCON.7=1) No Reset the CHPCON Register: MOV CHPENR,#87H MOV CHPENR,#59H MOV CHPCON,#03H Setting Timer and enable Timer interrupt for wake-up . (15 ms for erasing operation) ...

Page 20

SECURITY During the on-chip Flash EPROM programming mode, the Flash EPROM can be programmed and verified repeatedly. Until the code inside the Flash EPROM is confirmed OK, the code can be protected. The protection of Flash EPROM and those ...

Page 21

Encryption This bit is used to enable/disable the encryption logic for code protection. Once encryption feature is enabled, the data presented on port 0 will be encoded via encryption logic. Only whole chip erase will reset this bit. 6.4 ...

Page 22

ELECTRICAL CHARACTERISTICS 7.1 Absolute Maximum Ratings PARAMETER DC Power Supply Input Voltage Operating Temperature Storage Temperature Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device. 7.2 D.C. ...

Page 23

D.C. Characteristics, continued PARAMETER Input High Voltage P0, P1, P2, P3, P4, EA Input High Voltage RST Input High Voltage [*4] XTAL1 Output Low Voltage P1, P2, P3, P4 Output Low Voltage [*3] P0, ALE, PSEN Sink Current P1, P3, ...

Page 24

A.C. Characteristics The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in ...

Page 25

Data Read Cycle PARAMETER ALE Low to RD Low RD Low to Data Valid Data Hold from RD High Data Float from RD High RD Pulse Width Notes: 1. Data memory access time " Δ ...

Page 26

TIMING WAVEFORMS 8.1 Program Fetch Cycle S1 XTAL1 ALE PSEN PORT 2 T AAH PORT 0 Code 8.2 Data Read Cycle S4 S5 XTAL1 ALE PSEN PORT 2 A0-A7 PORT ...

Page 27

Timing Waveforms, continued 8.3 Data Write Cycle S4 S5 XTAL1 ALE PSEN PORT 2 PORT 0 A0-A7 WR 8.4 Port Access Cycle XTAL1 ALE T PDS PORT INPUT SAMPLE A8-A15 DATA OUT T DAD T ...

Page 28

TYPICAL APPLICATION CIRCUITS 9.1 External Program Memory and Crystal XTAL1 XTAL2 CRYSTAL 8 RST C1 C2 INT0 12 13 INT1 P1.0 P1.1 2 ...

Page 29

Typical Application Circuits, continued 9.2 Expanded External Data Memory and Oscillator XTAL1 OSCILLATOR XTAL2 8 RST 12 INT0 13 INT1 P1.0 2 P1.1 ...

Page 30

PACKAGE DIMENSIONS 10.1 40-pin DIP 10.2 44-pin PLCC θ Seating Plane ...

Page 31

Package Dimensions, continued. 10.3 44-pin PQFP See Detail F Seating Plane θ Detail F 1 Publication ...

Page 32

APPLICATION NOTE 11.1 In-system Programming Software Examples This application note illustrates the in-system programmability of the Winbond W78E516B Flash EPROM microcontroller. In this example, microcontroller will boot from 64 KB APROM bank and waiting for a key to enter ...

Page 33

MOV IP, #00H MOV IE, #82H MOV R6, #F0H MOV R7, #FFH MOV TL0, R6 MOV TH0, R7 MOV TMOD, #01H MOV TCON, #10H MOV PCON, #01H ;******************************************************************************** ;* Normal mode 64KB APROM program: depending user's application ;******************************************************************************** NORMAL_MODE: . ...

Page 34

MAIN_4K: MOV SP, #C0H ; BE INITIAL SP REGISTER MOV CHPENR, #87H ; CHPENR = 87H, CHPCON WRITE ENABLE. MOV CHPENR, #59H ; CHPENR = 59H, CHPCON WRITE ENABLE. MOV A, CHPCON ANL A, #80H CJNE A, #80H, UPDATE_64K ; ...

Page 35

INC SFRAL ; NEXT ADDRESS MOV A, SFRAL JNZ BLANK_CHECK_LOOP INC SFRAH MOV A, SFRAH CJNE A, #0H, BLANK_CHECK_LOOP ; END ADDRESS = FFFFH JMP PROGRAM_64KROM BLANK_CHECK_ERROR: MOV P1, #F0H MOV P3, #F0H JMP $ ;******************************************************************************* ;* RE-PROGRAMMING 64KB APROM ...

Page 36

READ_VERIFY_64K: MOV SFRAL SFRAL (C4H) = LOW ADDRESS MOV TCON, #10H ; TCON = 10H, TR0 = 1, GO MOV PCON, #01H INC R2 MOVX A, @DPTR INC DPTR CJNE A, SFRFD, ERROR_64K CJNE R2, #0H, READ_VERIFY_64K INC ...

Page 37

REVISION HISTORY VERSION DATE A5 June, 2002 A6 June, 2004 A7 Aug, 2004 A8 Jan, 2005 A9 April 20, 2005 A10 October 2, 2006 A11 December 4, 2006 Winbond products are not designed, intended, authorized or warranted for use ...

Related keywords