MC68HC705C8ACFN Freescale Semiconductor, MC68HC705C8ACFN Datasheet - Page 55

• Manufacturer Part Number: MC68HC705C8ACFN
• Description: IC MCU 4MHZ 8K OTP 44-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC05r

Specifications of MC68HC705C8ACFN

• Core Processor: HC05
• Core Size: 8-Bit
• Speed: 2.1MHz
• Connectivity: SCI, SPI
• Peripherals: POR, WDT
• Number Of I /o: 24
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: OTP
• Ram Size: 304 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-PLCC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -

4.3.4 Capture/Compare Timer Interrupts
4.3.5 SCI Interrupts
MC68HC705C8A — Rev. 3
MOTOROLA
Setting the I bit in the CCR disables all interrupts except for SWI.
The serial communications interface (SCI) can generate these
interrupts:
Setting the I bit in the CCR disables all SCI interrupts.
•
•
•
•
•
•
•
•
Freescale Semiconductor, Inc.
For More Information On This Product,
Transmit data register empty interrupt
Transmission complete interrupt
Receive data register full interrupt
Receiver overrun interrupt
Receiver input idle interrupt
SCI Transmit Data Register Empty Interrupt — The transmit
data register empty bit (TDRE) indicates that the SCI data register
is ready to receive a byte for transmission. TDRE becomes set
when data in the SCI data register transfers to the transmit shift
register. TDRE generates an interrupt request if the transmit
interrupt enable bit (TIE) is set also.
SCI Transmission Complete Interrupt — The transmission
complete bit (TC) indicates the completion of an SCI transmission.
TC becomes set when the TDRE bit becomes set and no data,
preamble, or break character is being transmitted. TC generates
an interrupt request if the transmission complete interrupt enable
bit (TCIE) is set also.
SCI Receive Data Register Full Interrupt — The receive data
register full bit (RDRF) indicates that a byte is ready to be read in
the SCI data register. RDRF becomes set when the data in the
receive shift register transfers to the SCI data register. RDRF
generates an interrupt request if the receive interrupt enable bit
(RIE) is set also.
Go to: www.freescale.com
Interrupts
Interrupt Sources
Technical Data
Interrupts
55