MC68HC705C8ACP Freescale Semiconductor, MC68HC705C8ACP Datasheet - Page 143

IC MCU 4MHZ 8K OTP 40-DIP

MC68HC705C8ACP

Manufacturer Part Number
MC68HC705C8ACP
Description
IC MCU 4MHZ 8K OTP 40-DIP
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705C8ACP

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
24
Program Memory Size
8KB (8K x 8)
Program Memory Type
OTP
Ram Size
304 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705C8ACP
Manufacturer:
MOTOROLA
Quantity:
13
Part Number:
MC68HC705C8ACP
Manufacturer:
FREESCALE
Quantity:
1 487
Part Number:
MC68HC705C8ACPE
Manufacturer:
ON
Quantity:
1 000
11.4.1 Pin Functions in Master Mode
MC68HC705C8A — Rev. 3
MOTOROLA
In a slave SPI, data enters the shift register under the control of the serial
clock from the master SPI. After a byte enters the shift register of a slave
SPI, it transfers to the SPDR. To prevent an overrun condition, slave
software must then read the byte in the SPDR before another byte enters
the shift register and is ready to transfer to the SPDR.
Figure 11-3
Setting the MSTR bit in the SPI control register (SPCR) configures the
SPI for operation in master mode. The master-mode functions of the SPI
pins are:
Freescale Semiconductor, Inc.
For More Information On This Product,
PD4/SCK (serial clock) — In master mode, the PD4/SCK pin is the
synchronizing clock output.
PD3/MOSI (master output, slave input) — In master mode, the
PD3/MOSI pin is the serial output.
PD2/MISO (master input, slave output) — In master mode, the
PD2/MISO pin is configured as the serial input.
PD5/SS (slave select) — In master mode, the PD5/SS pin protects
against driver contention caused by the simultaneous operation of
two SPIs in master mode. A logic 0 on the PD5/SS pin of a master
SPI disables the SPI, clears the MSTR bit, and sets the mode-fault
flag (MODF).
7 6 5 4 3 2 1 0
SPI SHIFT REGISTER
MASTER MCU
SPDR ($000C)
Serial Peripheral Interface (SPI)
Go to: www.freescale.com
shows how a master SPI exchanges data with a slave SPI.
Figure 11-3. Master/Slave Connections
PD3/MOSI
PD2/MISO
PD4/SCK
PD5/SS
Serial Peripheral Interface (SPI)
SLAVE MCU
7 6 5 4 3 2 1 0
SPI SHIFT REGISTER
SPDR ($000C)
Technical Data
Operation
143

Related parts for MC68HC705C8ACP