MC68HC705KJ1CDW Freescale Semiconductor, MC68HC705KJ1CDW Datasheet
MC68HC705KJ1CDW
Specifications of MC68HC705KJ1CDW
Available stocks
Related parts for MC68HC705KJ1CDW
MC68HC705KJ1CDW Summary of contents
Page 1
MC68HC705KJ1 MC68HRC705KJ1 MC68HLC705KJ1 Data Sheet M68HC05 Microcontrollers MC68HC705KJ1 Rev. 4.1 07/2005 freescale.com ...
Page 2
...
Page 3
... Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: http://freescale.com Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. © Freescale Semiconductor, Inc., 2005. All rights reserved. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 ...
Page 4
... Figure A-2. Typical Internal Operating Frequency for Various VDD at 25°C — RC Oscillator Option Only — replaced graph July, 2005 4.1 Updated to meet Freescale identity guidelines. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 4 Description Page Number( 105 106 Throughout 102 Throughout Freescale Semiconductor ...
Page 5
... Chapter 6 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 Chapter 7 Parallel I/O Ports (PORTS Chapter 8 Resets and Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 Chapter 9 Multifunction Timer Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 Chapter 10 Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 Chapter 11 Ordering Information and Mechanical Specifications . . . . . . . . . . . . . . . . . . . 97 Appendix A MC68HRC705KJ1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101 Appendix B MC68HLC705KJ1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor 5 ...
Page 6
... List of Chapters MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 6 Freescale Semiconductor ...
Page 7
... Computer Operating Properly Module (COP) 3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 3.2 Features 3.3 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 3.3.1 COP Watchdog Timeout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 3.3.2 COP Watchdog Timeout Period 3.3.3 Clearing the COP Watchdog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Chapter 1 Introduction Chapter 2 Memory Chapter 3 7 ...
Page 8
... Features 5.3 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 5.3.1 IRQ/V Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 PP 5.3.2 Optional External Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 5.4 IRQ Status and Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 5.5 Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 8 Chapter 4 Central Processor Unit (CPU) Chapter 5 External Interrupt Module (IRQ) Freescale Semiconductor ...
Page 9
... Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 8.2 Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 8.2.1 Power-On Reset 8.2.2 External Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 8.2.3 COP Watchdog Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 8.2.4 Illegal Address Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Chapter 6 Low-Power Modes Chapter 7 Parallel I/O Ports (PORTS) Chapter 8 Resets and Interrupts 9 ...
Page 10
... MCU Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 11.3 16-Pin PDIP — Case #648 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 11.4 16-Pin SOIC — Case #751G . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 11.5 16-Pin Cerdip — Case #620A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99 MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 10 Chapter 9 Multifunction Timer Module Chapter 10 Electrical Specifications Chapter 11 Freescale Semiconductor ...
Page 11
... Typical Internal Operating Frequency Versus Temperature (No External Resistor 104 A.6 Package Types and Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104 B.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 B.2 DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 B.3 Package Types and Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106 MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Appendix A MC68HRC705KJ1 Appendix B MC68HLC705KJ1 11 ...
Page 12
... Table of Contents MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 12 Freescale Semiconductor ...
Page 13
... Internal steering diode and pullup resistor from RESET pin to V • Selectable EPROM security • Selectable oscillator bias resistor 1. No security feature is absolutely secure. However, Freescale’s strategy is to make reading or copying the EPROM/OTPROM difficult for unauthorized users. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor ( ...
Page 14
... USER EPROM – 1240 BYTES MASK OPTION REGISTER (MOR) Figure 1-1. Block Diagram (1) PB3 (1) PB2 PA7 PA6 PA5 PA4 (1) (2) PA3 (1) (2) PA2 (1) (2) PA1 (1) (2) PA0 10-mA sink capability on all I/O pins Notes: 1. 5.5 mA source capability 2. External interrupt capability Freescale Semiconductor ...
Page 15
... Crystal oscillator internal resistor EPROM security Short oscillator delay counter 1.4 Pin Functions Pin assignments are shown in MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Table 1-1. Programmable Options Enabled or disabled Edge-sensitive only or edge- and level-sensitive Enabled or disabled Enabled or disabled ...
Page 16
... Use an AT-cut crystal and not an AT-strip crystal because the MCU can overdrive an AT-strip crystal. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4 and Figure 1-5.) Figure 1-6 and Figure 1-7.) Appendix A Figure 1-8.) Appendix B NOTE Figure 1-3 shows, by placing the bypass MC68HRC705KJ1.) MC68HLC705KJ1.) Freescale Semiconductor ...
Page 17
... Mount the resonator and components as close as possible to the pins for startup stabilization and to minimize output distortion. An internal startup resistor of approximately 2 MΩ is provided between OSC1 and OSC2 as a programmable mask option. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor ...
Page 18
... Figure 1-6. Ceramic Resonator Connections with Oscillator Internal Resistor Mask Option MCU 10 MΩ CERAMIC RESONATOR Figure 1-7. Ceramic Resonator Connections without Oscillator Internal Resistor Mask Option 1.4.2.3 RC Oscillator Refer to Appendix A MC68HRC705KJ1. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4 OSC1 OSC2 OSC1 R OSC2 Freescale Semiconductor ...
Page 19
... These eight input/output (I/O) lines comprise port A, a general-purpose bidirectional I/O port. (See Chapter 5 External Interrupt Module (IRQ) 1.4.6 PB2 and PB3 These two I/O lines comprise port B, a general-purpose bidirectional I/O port. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Figure 1-8. This configuration is possible regardless of whether MCU EXTERNAL CMOS CLOCK Figure 1-8 ...
Page 20
... Introduction MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 20 Freescale Semiconductor ...
Page 21
... Accessing a reserved location can have unpredictable effects on MCU operation. In register figures in this document, reserved locations are marked with the word Reserved or with the letter R. 2.4 Memory Map See Figure 2-1. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor (Figure 2-2) Figure 2-2 Figure 2-2 and in 21 ...
Page 22
... UNIMPLEMENTED $0007 $0008 $0009 $000A $000B ↓ UNIMPLEMENTED $000F $0010 $0011 $0012 ↓ UNIMPLEMENTED $0017 $0018 $0019 ↓ UNIMPLEMENTED $001E RESERVED $001F (1) $07F0 $07F1 $07F2 ↓ RESERVED $07F7 $07F8 $07F9 $07FA $07FB $07FC $07FD $07FE $07FF Freescale Semiconductor ...
Page 23
... Write: See page 82. Reset: Read: IRQ Status and Control Reg- $000A ister (ISCR) Write: See page 54. Reset: Figure 2-2. I/O Register Summary (Sheet MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Bit PA7 PA6 PA5 PA4 Unaffected by reset 0 0 ...
Page 24
... Refer to Chapter 7 Paral- lel I/O Ports (PORTS SOSCD EPMSEC OSCRES SWAIT Unaffected by reset = Unimplemented R = Reserved Bit 0 PDIA3 PDIA2 PDIA1 PDIA0 Refer to Chapter 7 Paral- PDIB3 PDIB2 lel I/O Ports (PORTS ELAT MPGM EPGM COPC PDI PIRQ LEVEL COPEN U = Unaffected Freescale Semiconductor ...
Page 25
... Manipulating the control bits in the EPROM programming register to program the EPROM/OTPROM on a byte-by-byte basis • Programming the EPROM/OTPROM with the M68HC705J In-Circuit Simulator (M68HC705JICS) available from Freescale MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor NOTE NOTE RAM 25 ...
Page 26
... MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4 Reserved PP pin to the EPROM. To write the EPGM bit, the PP pin) applied to EPROM PP pin) not applied to EPROM PP NOTE , to the IRQ/V pin EPGM 2 1 Bit 0 ELAT MPGM EPGM pin to the mask option register. Reset 2 of ultraviolet Freescale Semiconductor ...
Page 27
... The OSCRES bit enables a 2-MΩ internal resistor in the oscillator circuit Oscillator internal resistor enabled 0 = Oscillator internal resistor disabled Program the OSCRES bit to logic 0 in devices using low-speed crystal or RC oscillators with external resistor. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor , to the IRQ/V pin ...
Page 28
... Vdc ± 10 Vdc MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 28 occurs after exiting halt mode. cyc Symbol EPGM t MPGM ° ° = – + (1) Min Typ Max Unit V 16.0 16.5 17.0 mA —¦ 3.0 10.0 4 — — — — Freescale Semiconductor ...
Page 29
... RTI divider; hence, the COP timeout period will vary between 7x and 8x the RTI period. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor . Periodically clearing the counter starts a new timeout period and DD NOTE ...
Page 30
... To prevent the STOP instruction from disabling the COP watchdog, program the stop-to-wait conversion bit (SWAIT) in the mask option register to logic 1. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 30 NOTE Unaffected Figure 3-1. COP Register (COPR) NOTE 2 1 Bit 0 COPC Freescale Semiconductor ...
Page 31
... COP timeout period. 3.6.2 Wait Mode The WAIT instruction has no effect on the COP watchdog. To prevent a COP timeout during wait mode, exit wait mode periodically to service the COP. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor NOTE NOTE Low-Power Modes 31 ...
Page 32
... Computer Operating Properly Module (COP) MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 32 Freescale Semiconductor ...
Page 33
... CPU control unit. The ALU produces the results called for by the program and sets or clears status and control bits in the condition code register (CCR). MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Figure 4-1. ...
Page 34
... CARRY/BORROW FLAG MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4 HALF-CARRY FLAG INTERRUPT MASK NEGATIVE FLAG ZERO FLAG Figure 4-1. Programming Model ARITHMETIC/LOGIC UNIT 0 ACCUMULATOR (A) 0 INDEX REGISTER (X) 0 STACK POINTER (SP) 0 PROGRAM COUNTER (PC CONDITION CODE REGISTER (CCR) Freescale Semiconductor ...
Page 35
... The address in the stack pointer decrements after a byte is stacked and increments before a byte is unstacked. Bit Read Write: Reset Unimplemented MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Unaffected by reset Figure 4-2. Accumulator ( Unaffected by reset Figure 4-3. Index Register ( ...
Page 36
... After any reset, the interrupt mask is set and can be cleared only by a software instruction. N — Negative Flag The CPU sets the negative flag when an ALU operation produces a negative result. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4 Loaded with vector from $07FE and $07FF Figure 4-5. Program Counter (PC Unaffected Bit Bit Freescale Semiconductor ...
Page 37
... Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Instruction Set 37 ...
Page 38
... When using the Freescale assembler, the programmer does not need to calculate the offset because the assembler determines the proper offset and verifies that it is within the span of the branch. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 38 Freescale Semiconductor ...
Page 39
... OR Accumulator with Memory Byte Subtract Memory Byte and Carry Bit from Accumulator Store Accumulator in Memory Store Index Register in Memory Subtract Memory Byte from Accumulator MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Instruction Instruction Set Mnemonic ADC ADD ...
Page 40
... The span of branching is from –128 to +127 from the address of the next location after the MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 40 NOTE Instruction Mnemonic ASL ASR BCLR BSET CLR COM DEC INC LSL LSR NEG ROL ROR TST (1) (1) (2) Freescale Semiconductor ...
Page 41
... Branch if Not Equal Branch if Plus Branch Always Branch if Bit Clear Branch Never Branch if Bit Set Branch to Subroutine Unconditional Jump Jump to Subroutine MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor NOTE Instruction Mnemonic Instruction Set BCC BCS BEQ BHCC BHCS ...
Page 42
... MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 42 Table 4-4. Bit Manipulation Instructions Instruction NOTE Table 4-5. Control Instructions Instruction Mnemonic BCLR BRCLR BRSET BSET Mnemonic CLC CLI NOP RSP RTI RTS SEC SEI STOP SWI TAX TXA WAIT Freescale Semiconductor ...
Page 43
... BHI rel Branch if Higher BHS rel Branch if Higher or Same BIH rel Branch if IRQ Pin High BIL rel Branch if IRQ Pin Low MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Effect on CCR Description ← (A) + (M) + (C) — A ← (A) + (M) — ...
Page 44
... F5 3 REL REL REL REL REL REL REL REL DIR (b0 DIR (b1 DIR (b2 DIR (b3 DIR (b4 DIR (b5 DIR (b6 DIR (b7 REL DIR (b0 DIR (b1 DIR (b2 DIR (b3 DIR (b4 DIR (b5 DIR (b6 DIR (b7 DIR (b0 DIR (b1 DIR (b2 DIR (b3 DIR (b4 DIR (b5 DIR (b6 DIR (b7 REL INH 98 2 INH 9A 2 Freescale Semiconductor ...
Page 45
... Unconditional Jump JMP opr,X JMP ,X JSR opr JSR opr JSR opr,X Jump to Subroutine JSR opr,X JSR ,X MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Effect on CCR Description ← $00 A ← $00 X ← $00 — — — M ← $00 M ← $00 (A) – ...
Page 46
... DIR 34 5 INH 44 3 INH 54 3 IX1 INH DIR 30 5 INH 40 3 INH 50 3 IX1 INH IMM DIR EXT CA 4 — IX2 IX1 DIR 39 5 INH 49 3 INH 59 3 IX1 DIR 36 5 INH 46 3 INH 56 3 IX1 INH 9C 2 Freescale Semiconductor ...
Page 47
... Transfer Accumulator to Index Register TST opr TSTA TSTX Test Memory Byte for Negative or Zero TST opr,X TST ,X MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Effect on CCR Description ← (SP Pull (CCR) SP ← (SP Pull (A) SP ← (SP Pull (X) SP ← (SP Pull (PCH) SP ← ...
Page 48
... Relative program counter offset byte SP Stack pointer X Index register Z Zero flag # Immediate value ∧ Logical AND ∨ Logical OR ⊕ Logical EXCLUSIVE Contents of –( ) Negation (two’s complement) ← Loaded with ? If : Concatenated with Set or cleared — Not affected Freescale Semiconductor INH 9F 2 INH 8F 2 ...
Page 49
Bit Manipulation Branch Read-Modify-Write DIR DIR REL DIR INH MSB LSB BRSET0 BSET0 BRA NEG NEGA 3 DIR 2 DIR 2 REL 2 DIR BRCLR0 ...
Page 50
... Central Processor Unit (CPU) MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 50 Freescale Semiconductor ...
Page 51
... If level-sensitive triggering is selected, the IRQ/V operation. If the IRQ/V pin is not used, it must be tied to the V PP MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor ) PP ) and port A pins 0–3 (PA0–PA3) provide PP pin latches an external interrupt request. The LEVEL bit in the mask ...
Page 52
... Figure 5-1. IRQ Module Block Diagram Bit Read IRQE Write: Reset Unimplemented TO BIH & BIL INSTRUCTION PROCESSING IRQF EXTERNAL INTERRUPT REQUEST IRQE IRQF IRQR Reserved pin latches an external interrupt pin except for the PP pin is a logic 0 (falling edge). PP Freescale Semiconductor Bit ...
Page 53
... FROM RESET YES I BIT SET? EXTERNAL INTERRUPT? INTERRUPT? FETCH NEXT INSTRUCTION. INSTRUCTION? INSTRUCTION? MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor NO YES CLEAR IRQ LATCH. NO TIMER YES STACK PCL, PCH CCR. NO SET I BIT. LOAD PC WITH INTERRUPT VECTOR. SWI ...
Page 54
... IRQE — External Interrupt Request Enable Bit This read/write bit enables external interrupts. Reset sets the IRQE bit External interrupt requests enabled 0 = External interrupt requests disabled MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 54 NOTE IRQF Reserved pin itself Bit IRQR Freescale Semiconductor ...
Page 55
... OP OP OSC 3. The minimum t should not be less than the number of interrupt service routine cycles plus 19 t ILIL MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor t ILIL t ILIH t ILIH Figure 5-5. External Interrupt Timing Symbol = –40° 85°C, unless otherwise noted. ...
Page 56
... External Interrupt Module (IRQ) MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 56 Freescale Semiconductor ...
Page 57
... Timer interrupt — Real-time interrupt requests and timer overflow interrupt requests start the MCU clock and load the program counter with the contents of locations $07F8 and $07F9. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor pin or a low-to-high transition ...
Page 58
... After exit from wait mode by interrupt, the I bit remains clear. After exit from wait mode by reset, the I bit is set. 6.3.3 COP Watchdog Effects of STOP and WAIT on the COP watchdog are discussed here. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 58 NOTE Freescale Semiconductor ...
Page 59
... WAIT The WAIT instruction has no effect on the timer. 6.3.5 EPROM/OTPROM Effects of STOP and WAIT on the EPROM/OTPROM are discussed here. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Effects of Stop and Wait Modes NOTE NOTE NOTE 59 ...
Page 60
... SOSCD bit in MOR MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 60 OSCILLATOR STABILIZATION DELAY $07FE $07FE $07FE (NOTE 4) Figure 6-1. Stop Mode Recovery Timing voltages as low DD (5) $07FE $07FE $07FF RESET OR INTERRUPT VECTOR FETCH Freescale Semiconductor ...
Page 61
... EXTERNAL INTERRUPT? NO TURN ON INTERNAL OSCILLATOR. RESET STABILIZATION TIMER. END OF STABILIZATION DELAY? NO MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor YES HALT CLEAR I BIT IN CCR. SET IRQE BIT IN ISCR. TURN OFF CPU CLOCK. TIMER CLOCK ACTIVE. YES EXTERNAL RESET? ...
Page 62
... Low-Power Modes MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 62 Freescale Semiconductor ...
Page 63
... PB5, PB4, PB1, and PB0 should be configured as inputs at all times. These bits are available for read/write but are not available externally. Configuring them as inputs will ensure that the pulldown devices are enabled, thus properly termi- nating them. Figure 7-1. Parallel I/O Port Register Summary MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor NOTE Bit ...
Page 64
... A bits from Figure 7-4 shows the I/O logic of port A. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4 PA6 PA5 PA4 PA3 Unaffected by reset DDRA6 DDRA5 DDRA4 DDRA3 NOTE 2 1 Bit 0 PA2 PA1 PA0 2 1 Bit 0 DDRA2 DDRA1 DDRA0 Freescale Semiconductor ...
Page 65
... PDIA[7:0] — Pulldown Inhibit A Bits PDIA[7:0] disable the port A pulldown devices. Reset clears PDIA[7:0 Corresponding port A pulldown device disabled 0 = Corresponding port A pulldown device not disabled MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor DDRAx PAx PDRAx RESET Figure 7-4. Port A I/O Circuitry Table 7-1 summarizes the operation of the port A pins ...
Page 66
... Configuring them as inputs will ensure that the pulldown devices are enabled, thus properly terminating them. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 66 (IRQ).) See Note PB3 Unaffected by reset NOTE 2 1 Bit 0 PB2 See Note Freescale Semiconductor ...
Page 67
... When bit DDRBx is a logic 1, reading address $0001 reads the PBx data latch. When bit DDRBx is a logic 0, reading address $0001 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor ...
Page 68
... MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 68 Table 7-2. Port B Pin Operation I/O Pin Mode Input, high-impedance Output NOTE See Note PDIB3 Figure 7-9. Pulldown Register B (PDRB) Accesses to Data Bit Read Write (1) Pin Latch Latch Latch 2 1 Bit 0 PDIB2 See Note Freescale Semiconductor ...
Page 69
... PA0–PA7, PB2–PB3 (Without Individual Pulldown Activated) Input Pulldown Current PA0–PA7, PB2–PB3 (With Individual Pulldown Activated) = 3.3 Vdc ± 10 Vdc Typical values reflect average measurements at midpoint of voltage range, 25°C. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Symbol ...
Page 70
... Parallel I/O Ports (PORTS) MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 70 Freescale Semiconductor ...
Page 71
... RESET pin • Computer operating properly (COP) watchdog • Illegal address V DD RESET PIN MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor ILLEGAL ADDRESS COP WATCHDOG POWER-ON RESET INTERNAL CLOCK Figure 8-1. Reset Sources TO CPU AND RST S PERIPHERAL ...
Page 72
... NEW PCH t RL Figure 8-3. External Reset Timing Table 8-1. External Reset Timing (2) $07FE $07FE $07FF NEW PCH NEW PCL $07FF NEW PC NEW PC NEW OP DUMMY PCL CODE Symbol Min Max t 1.5 — RL Freescale Semiconductor Unit t cyc ...
Page 73
... An external interrupt request, shown in Figure 8-5, is latched as long as any source is holding an external interrupt pin low. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor pin latches an external interrupt request. When the CPU completes its PP pin can be negative-edge triggered only or PP ...
Page 74
... INSTRUCTION PROCESSING IRQF EXTERNAL INTERRUPT REQUEST IRQE (1) = 5.0 Vdc) DD Symbol Min Max t 125 — ILIH (2) t — Note ILIL . cyc (1) = 3.3 Vdc) DD Symbol Min Max t 250 — ILIH (2) t — Note ILIL . cyc Freescale Semiconductor Unit ns t cyc Unit ns t cyc ...
Page 75
... The return-from-interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in Figure 8-6. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Interrupts Figure 8-6 75 ...
Page 76
... RTIE Bit I Bit TOIE Bit $00C0 (BOTTOM OF STACK) $00C1 $00C2 • • • • • • $00FD $00FE $00FF (TOP OF STACK) Priority Vector (1 = Highest) Address – 1 $07FE $07FF Same Priority – $07FC $07FD as Instruction – 2 $07FA $07FB – 3 $07F8 $07F9 Freescale Semiconductor ...
Page 77
... FROM RESET YES I BIT SET? EXTERNAL INTERRUPT? INTERRUPT? FETCH NEXT INSTRUCTION. INSTRUCTION? INSTRUCTION? MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor NO YES CLEAR IRQ LATCH. NO TIMER YES STACK PC CCR. NO SET I BIT. LOAD PC WITH INTERRUPT VECTOR. SWI YES NO RTI YES UNSTACK CCR ...
Page 78
... Resets and Interrupts MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 78 Freescale Semiconductor ...
Page 79
... Chapter 3 Computer Operating Properly Module Addr. Register Name Timer Status and Control Register $0008 (TSCR) See page 81. Reset: Timer Counter Register (TCR) $0009 See page 82. Reset: MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor (COP). Bit Read: TOF RTIF TOIE Write Read: ...
Page 80
... TIMER COUNTER REGISTER BITS [0:7] OF 15-STAGE RIPPLE COUNTER RESET TIMER STATUS/CONTROL REGISTER RTI RATE SELECT ÷ 2 ÷ 2 ÷ 2 ÷ 2 BITS [8:14] OF 15-STAGE RIPPLE COUNTER ÷ 8 RESET INTERNAL CLOCK ÷ 4 (XTAL ÷ 2) INTERRUPT REQUEST RESET ÷ 2 ÷ 2 ÷ 2 COP RESET Freescale Semiconductor ...
Page 81
... Writing a logic 1 to this write-only bit clears the TOF bit. TOFR always reads as logic 0. Reset clears TOFR. RTIFR — Real-Time Interrupt Flag Reset Bit Writing a logic 1 to this write-only bit clears the RTIF bit. RTIFR always reads as logic 0. Reset clears RTIFR. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor RTIF ...
Page 82
... COP Timeout Period ( MHz) (–0/+1 RTI Period RTI Period 15 16 RTI Period 32 RTI Period 65 RTI Period Figure TCR6 TCR5 TCR4 TCR3 Table 9-1. Because the Minimum COP Timeout Period ( MHz) OP 65.5 ms 131.1 ms 262.1 ms 524 Bit 0 TCR2 TCR1 TCR0 Freescale Semiconductor ...
Page 83
... Wait Mode The timer remains active after a WAIT instruction. Any enabled timer interrupt request can bring the MCU out of wait mode. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Low-Power Modes 83 ...
Page 84
... Multifunction Timer Module MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 84 Freescale Semiconductor ...
Page 85
... MC68HC705KJ1P (2) MC68HC705KJ1DW (3) MC68HC705KJ1S plastic dual in-line package (PDIP small outline integrated circuit (SOIC ceramic DIP (Cerdip) MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor NOTE 10.5 5.0-V DC Electrical 10.6 3.3-V DC Electrical Characteristics Table 10-1. Maximum Ratings Symbol , Symbol ...
Page 86
... T MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4 °C can be obtained from × θ and can be neglected. INT and T is approximately ----------------------------------- = 273 ° 273°C) + Θ Using this value of K, the values (1) (2) (3) and T can Freescale Semiconductor ...
Page 87
... Only input high current rated to +1 µA on RESET. 7. The R value selected for RC oscillator versions of this device is unspecified. OSC 8. Maximum current drain for all I/O pins combined should not exceed 100 mA. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor (1) Symbol ...
Page 88
... OSC2 0 Freescale Semiconductor Unit µ µA µA µA µA µA pF MΩ ...
Page 89
... V, devices are specified and tested for ( 3.3 V, devices are specified and tested for (V DD Figure 10-2. PA0–PA3 and PB2–PB3 Typical High-Side Driver Characteristics MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor 800 25°C 700 600 –40°C 500 ...
Page 90
... 100 20 30 ≤ 800 ≤ 500 800 85°C 25°C 700 600 500 –40°C 400 300 200 100 (mA 10.0 mA 5.0 mA. OL 85°C 25°C –40° 3 (mA 10.0 mA 3.5 mA. OL Freescale Semiconductor 50 30 ...
Page 91
... MHz INTERNAL OPERATING FREQUENCY (f Figure 10-6. Typical Wait Mode I MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor SEE NOTE 1 5.5 V 4.5 V 3.6 V 3.0 V 2.0 MHz 3.0 MHz 4.0 MHz ) ...
Page 92
... Min Max f — 8.0 OSC dc 8.0 f — 4 4.0 t 250 — cyc t 1.5 — 1.5 — ILIH t (2) 1.5 Note ILIL t 1.5 — IHIL (2) t 1.5 Note IHIH 100 — Freescale Semiconductor Unit Unit MHz MHz ns t cyc t cyc t cyc t cyc t cyc ns ...
Page 93
... IRQ PIN t IRQ IRQ n IRQ (INTERNAL) MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor DD ° ° – unless otherwise noted +85 C, should not be more than the number of cycles it takes to execute the interrupt service t ILIL ILIH ...
Page 94
... MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 94 OSCILLATOR STABILIZATION DELAY 07FE 07FE 07FE (NOTE 4) OSCILLATOR STABILIZATION DELAY 07FE 07FE 07FE Figure 10-9. Power-On Reset Timing (5) 07FE 07FE 07FF RESET OR INTERRUPT VECTOR FETCH (3) 07FE 07FE 07FE 07FF NEW NEW PCH PCL Freescale Semiconductor ...
Page 95
... Internal clock, internal address bus, and internal data bus are not available externally. 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor 07FE 07FE ...
Page 96
... Electrical Specifications MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 96 Freescale Semiconductor ...
Page 97
... MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor are available in these packages: (1) Table 11-1. Order Numbers Pin Operating Count Temperature 16 –40 to +85°C 16 –40 to +85°C 16 –40 to +85°C and Appendix B MC68HLC705KJ1 Appendix A Order Number (2) MC68HC705KJ1C (3) MC68HC705KJ1CDW (4) MC68HC705KJ1CS for ordering 97 ...
Page 98
... C 2.35 2.65 0.093 0.104 D 0.35 0.49 0.014 0.019 F 0.50 0.90 0.020 0.035 G 1.27 BSC 0.050 BSC J 0.25 0.32 0.010 0.012 K 0.10 0.25 0.004 0.009 M 0° 7° 0° 7° P 10.05 10.55 0.395 0.415 R 0.25 0.75 0.010 0.029 Freescale Semiconductor ...
Page 99
... Cerdip — Case #620A 0.25 (0.010) MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor 16X 0.25 (0.010 SEATING T PLANE D 16X 16-Pin Cerdip — Case #620A NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCH. ...
Page 100
... Ordering Information and Mechanical Specifications MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 100 Freescale Semiconductor ...
Page 101
... The optional internal resistor is not recommended for configurations that use the RC oscillator connections as shown in configurations, the oscillator internal resistor (OSCRES) bit of the mask option register should be programmed to a logic 0. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor Figure A-1. RC Oscillator Connections ...
Page 102
... Figure A-2. Typical Internal Operating Frequency for Various V MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 102 NOTE 10 100 RESISTANCE (k Ω 25°C — RC Oscillator Option Only DD 5.5 V 5.0 V 4.5 V 3.6 V 3.0 V 1000 Freescale Semiconductor ...
Page 103
... MC68HC705KJ1 and the MC68HRC705KJ1 devices. MCU (EXTERNAL CONNECTIONS LEFT OPEN) Figure A-3. RC Oscillator Connections (No External Resistor) MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor RC Oscillator Connections (No External Resistor) Figure A-4. The internal resistance for this device is different than the R ...
Page 104
... Temperature (°C) versus Temperature (OSCRES Bit = 1) NOTE (1) Order Numbers Pin Operating Count Temperature 16 –40 to +85°C 16 –40 to +85°C 16 –40 to +85°C 3.0 V 3.6 V 4.5 V 5.0 V 5.5 V 100 150 Order Number (2) (3) MC68HRC705KJ1C P (4) MC68HRC705KJ1CDW (5) MC68HRC705KJ1CS for standard part Freescale Semiconductor ...
Page 105
... Supply current is impacted by crystal type and external components.Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components. MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 Freescale Semiconductor = 32.0 kHz) = 32.0 kHz) MCU ...
Page 106
... DW = small outline integrated circuit (SOIC ceramic dual in-line package (Cerdip) MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1 106 Pin Operating Count Temperature 16 –40 to +85°C MC68HLC705KJ1C 16 –40 to +85°C MC68HLC705KJ1CDW 16 –40 to +85°C MC68HLC705KJ1CS (1) Order Number (2) P (3) (4) for standard part Freescale Semiconductor ...
Page 107
...
Page 108
... Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer ...