MC68HC705KJ1CDW Freescale Semiconductor, MC68HC705KJ1CDW Datasheet - Page 29

• Manufacturer Part Number: MC68HC705KJ1CDW
• Description: IC MCU 4MHZ 1.2K OTP 16-SOIC
• Manufacturer: Freescale Semiconductor
• Series: HC05r

Specifications of MC68HC705KJ1CDW

• Core Processor: HC05
• Core Size: 8-Bit
• Speed: 4MHz
• Peripherals: POR, WDT
• Number Of I /o: 10
• Program Memory Size: 1.2KB (1.2K x 8)
• Program Memory Type: OTP
• Ram Size: 64 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 16-SOIC (0.300", 7.5mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -
• Connectivity: -

Chapter 3
Computer Operating Properly Module (COP)
3.1 Introduction
The computer operating properly (COP) watchdog resets the MCU in case of software failure. Software
that is operating properly periodically services the COP watchdog and prevents COP reset. The COP
watchdog function is programmable by the COPEN bit in the mask option register.
3.2 Features
The computer operating properly module (COP) includes these features:
3.3 Operation
Operation of the COP module is discussed here.
3.3.1 COP Watchdog Timeout
Four counter stages at the end of the timer make up the COP watchdog. The COP resets the MCU if the
timeout period occurs before the COP watchdog timer is cleared by application software and the IRQ/V
pin voltage is between V
prevents COP reset. A COP watchdog timeout indicates that the software is not executing instructions in
the correct sequence.
3.3.2 COP Watchdog Timeout Period
The COP watchdog timer function is implemented by dividing the output of the real-time interrupt circuit
(RTI) by eight. The RTI select bits in the timer status and control register control RTI output, and the
selected output drives the COP watchdog. (See timer status and control register in
Multifunction Timer
Freescale Semiconductor
•
•
Protection from runaway software
Wait mode and halt mode operations
The internal clock drives the COP watchdog. Therefore, the COP watchdog
cannot generate a reset for errors that cause the internal clock to stop.
The COP watchdog depends on a power supply voltage at or above a
minimum specification and is not guaranteed to protect against brownout.
The minimum COP timeout period is seven times the RTI period. The COP
is cleared asynchronously with the value in the RTI divider; hence, the COP
timeout period will vary between 7x and 8x the RTI period.
MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1
Module.)
SS
and V
DD
. Periodically clearing the counter starts a new timeout period and
NOTE
NOTE
Chapter 9
PP
29