MC68HC705B16CFN

Manufacturer Part NumberMC68HC705B16CFN
DescriptionIC MCU 2.1MHZ 15K OTP 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC05
MC68HC705B16CFN datasheet
 


Specifications of MC68HC705B16CFN

Core ProcessorHC05Core Size8-Bit
Speed2.1MHzConnectivitySCI
PeripheralsPOR, WDTNumber Of I /o32
Program Memory Size15KB (15K x 8)Program Memory TypeOTP
Eeprom Size256 x 8Ram Size352 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
Page 27/302

Download datasheet (4Mb)Embed
PrevNext
1.2
Mask options for the MC68HC05B6
The MC68HC05B6 has three mask options that are programmed during manufacture and must
be specified on the order form.
Power-on-reset delay (t
) = 16 or 4064 cycles
PORL
Automatic watchdog enable/disable following a power-on or external reset
Watchdog enable/disable during WAIT mode
Warning: It is recommended that an external clock is always used if t
will prevent any problems arising with oscillator stability when the device is put into
STOP mode.
256 bytes
EEPROM
Charge pump
VPP1
RESET
COP watchdog
IRQ
OSC2
Oscillator
OSC1
÷
2 /
VDD
VSS
PD0/AN0
PD1/AN1
PD2/AN2
PD3/AN3
8-bit
PD4/AN4
A/D converter
PD5/AN5
PD6/AN6
PD7/AN7
VRH
VRL
Figure 1-1 MC68HC05B6 block diagram
MC68HC05B6
Rev. 4.1
5950 bytes
User ROM
(including 14 bytes
User vectors)
÷
32
432 bytes
self check ROM
M68HC05
CPU
176 bytes
RAM
16-bit
programmable
timer
SCI
PLM
INTRODUCTION
is set to 16 cycles. This
PORL
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
PC0
PC1
PC2/ECLK
PC3
PC4
PC5
PC6
PC7
TCMP1
TCMP2
TCAP1
TCAP2
RDI
SCLK
TDO
PLMA D/A
PLMB D/A
Freescale
1-3
1