MC68HC705B16CFN

Manufacturer Part NumberMC68HC705B16CFN
DescriptionIC MCU 2.1MHZ 15K OTP 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC05
MC68HC705B16CFN datasheet
 

Specifications of MC68HC705B16CFN

Core ProcessorHC05Core Size8-Bit
Speed2.1MHzConnectivitySCI
PeripheralsPOR, WDTNumber Of I /o32
Program Memory Size15KB (15K x 8)Program Memory TypeOTP
Eeprom Size256 x 8Ram Size352 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
Page 291
292
Page 292
293
Page 293
294
Page 294
295
Page 295
296
Page 296
297
Page 297
298
Page 298
299
Page 299
300
Page 300
301
302
Page 294/302

Download datasheet (4Mb)Embed
PrevNext
pulse length modulation registers
PLMA, PLMB
5–11
Q
QFP
12–2
R
R8 – Receive data bit 8
6–11
RAM
3–1
RDI
6–6
RDRF – Receive data register full flag
RE – receiver enable
6–15
receive data in
6–6
receiver
6–3
register outline
3–8
registers
3–1
RESET
9–3, E–5, F–5
reset timing diagram
9–1
resets
9–1
RIE – receiver interrupt enable
6–14
ROM
3–1
,
,
RTIM – Reset time
C–7
E–8
F–8
RVU
13–2
,
RWAT – Watchdog after reset
C–7
RWU – receiver wake-up
6–15
S
SBK – Send break
6–15
SCI
block diagram
6–2
receiver
6–3
sampling technique
6–7
synchronous transmission
6–9
transmitter
6–3
two-wire system
6–1
SCI interrupts
9–10
SCI registers
BAUD
6–18
SCCR1
6–10
SCCR2
6–14
SCDR
6–10
SCSR
6–16
SCP1, SCP0 – Serial prescaler select bits
SCR2, SCR1, SCR0 – SCI rate select bits
SCT2, SCT1, SCT0 – SCI rate select bits
SDIP
12–3
,
,
SEC – Secure bit
E–9
F–9
H–12
self-check mode
A–5
self-check ROM
3–2
serial bootstrap
E–16
Serial communications control register 1
CPHA
6–12
CPOL
6–12
Freescale
viii
LBCL
M
6–11
R8
6–11
T8
6–11
WAKE
Serial communications control register 2
ILIE
6–14
RE
6–15
RIE
6–14
RWU
SBK
6–15
TCIE
TE
6–14
TIE
6–14
Serial communications data register
6–16
Serial communications status register
FE
6–17
IDLE
NF
6–17
OR
6–17
RDRF
TC
6–16
TDRE
serial RAM loader
SFA – Slow or fast mode selection for PLMA
SFB – Slow or fast mode selection for PLMB
single chip mode
,
SLOW
2–9
E–8
F–8
SM – Slow mode
SM – slow mode selection bit
start bit detection
STOP
2–6
T
T8 – transmit data bit 8
TC – Transmit complete flag
TCIE – Transmit complete interrupt enable
TDO
6–8
TDRE – Transmit data register empty flag
TE – Transmitter enable
TIE – Transmit interrupt enable
Timer control register
IEDG1
OCIE
OLV1
OLV2
TOIE
6–18
timer interrupts
6–19
timer state diagrams
6–18
Timer status register
ICF1
ICF2
OCF1
OCF2
TOF
5–6
6–10
TOF – Timer overflow status flag
TOIE – Timer overflow interrupt enable
transmit data out
INDEX
6–13
6–11
6–15
6–14
6–10
6–16
6–16
6–16
,
,
2–2
F–16
H–19
3–10
3–10
2–1
,
3–10
7–3
2–9
6–6
,
,
,
,
,
,
3–7
5–12
6–21
7–4
8–6
9–4
6–11
6–16
6–14
6–16
6–14
6–14
5–5
5–4
5–5
5–5
5–4
9–10
5–12
5–6
5–7
5–6
5–7
5–6
5–4
6–8
MC68HC05B6
,
7–3
,
7–3