MC68HC711E20CFN3 Freescale Semiconductor, MC68HC711E20CFN3 Datasheet - Page 110

no-image

MC68HC711E20CFN3

Manufacturer Part Number
MC68HC711E20CFN3
Description
IC MCU 3MHZ 20K OTP 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC711E20CFN3

Core Processor
HC11
Core Size
8-Bit
Speed
3MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
38
Program Memory Size
20KB (20K x 8)
Program Memory Type
OTP
Eeprom Size
512 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711E20CFN3
Manufacturer:
FREESCALE
Quantity:
4 463
Part Number:
MC68HC711E20CFN3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Serial Communications Interface (SCI)
7.7.1 Serial Communications Data Register
SCDR is a parallel register that performs two functions:
Reads access the receive data buffer and writes access the transmit data buffer. Receive and transmit
are double buffered.
7.7.2 Serial Communications Control Register 1
The SCCR1 register provides the control bits that determine word length and select the method used for
the wakeup feature.
R8 — Receive Data Bit 8
T8 — Transmit Data Bit 8
Bit 5 — Unimplemented
M — Mode Bit (select character format)
WAKE — Wakeup by Address Mark/Idle Bit
Bits [2:0] — Unimplemented
110
If M bit is set, R8 stores the ninth bit in the receive data character.
If M bit is set, T8 stores the ninth bit in the transmit data character.
Always reads 0
Always read 0
0 = Start bit, 8 data bits, 1 stop bit
1 = Start bit, 9 data bits, 1 stop bit
0 = Wakeup by IDLE line recognition
1 = Wakeup by address mark (most significant data bit set)
The receive data register when it is read
The transmit data register when it is written
Address:
Address:
Reset:
Reset:
Read:
Read:
Write:
Write:
Figure 7-4. Serial Communications Control Register 1 (SCCR1)
Figure 7-3. Serial Communications Data Register (SCDR)
I = Indeterminate after reset
$102C
$102F
R7/T7
Bit 7
Bit 7
R8
I
= Unimplemented
R6/T6
T8
6
6
I
M68HC11E Family Data Sheet, Rev. 5.1
R5/T5
5
5
0
Indeterminate after reset
R4/T4
M
4
4
0
WAKE
R3/T3
3
3
0
R2/T2
2
2
0
R1/T1
1
1
0
Freescale Semiconductor
R0/T0
Bit 0
Bit 0
0

Related parts for MC68HC711E20CFN3