MC68HC11E1CFN3 Freescale Semiconductor, MC68HC11E1CFN3 Datasheet - Page 128

IC MCU 3MHZ 512 EEPROM 52-PLCC

MC68HC11E1CFN3

Manufacturer Part Number
MC68HC11E1CFN3
Description
IC MCU 3MHZ 512 EEPROM 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheet

Specifications of MC68HC11E1CFN3

Core Processor
HC11
Core Size
8-Bit
Speed
3MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
38
Program Memory Type
ROMless
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SCI, SPI
Maximum Clock Frequency
3 MHz
Number Of Programmable I/os
22
Number Of Timers
16 bit
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Program Memory Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC11E1CFN3
Manufacturer:
MOT
Quantity:
2 600
Part Number:
MC68HC11E1CFN3
Manufacturer:
MOTOROLA
Quantity:
2 337
Part Number:
MC68HC11E1CFN3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E1CFN3
Manufacturer:
ST
0
Part Number:
MC68HC11E1CFN3
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Serial Communications Interface (SCI)
Data Sheet
128
SCR[2:0] — SCI Baud Rate Select Bits
Selects receiver and transmitter bit rate based on output from baud rate
prescaler stage. Refer to
The prescaler bits, SCP[2:0], determine the highest baud rate, and the SCR[2:0]
bits select an additional binary submultiple (÷1, ÷2, ÷4, through ÷128) of this
highest baud rate. The result of these two dividers in series is the 16X receiver
baud rate clock. The SCR[2:0] bits are not affected by reset and can be changed
at any time, although they should not be changed when any SCI transfer is in
progress.
Figure 7-8
prescaler select bits determine the highest baud rate. The rate select bits
determine additional divide by two stages to arrive at the receiver timing (RT)
clock rate. The baud rate clock is the result of dividing the RT clock by 16.
Freescale Semiconductor, Inc.
XTAL
EXTAL
For More Information On This Product,
Figure 7-8. SCI Baud Rate Generator Block Diagram
Serial Communications Interface (SCI)
and
CLOCK GENERATOR
Go to: www.freescale.com
Figure 7-9
OSCILLATOR
AND
(÷4)
Figure 7-8
illustrate the SCI baud rate timing chain. The
AS
E
÷
÷
÷
÷
÷
÷
÷
2
2
2
2
2
2
2
and
0:0
Figure
SCR[2:0]
0:0:0
0:0:1
0:1:0
0:1:1
1:0:0
1:0:1
1:1:0
1:1:1
÷
3
INTERNAL BUS CLOCK (PH2)
0:1
7-9.
÷
M68HC11E Family — Rev. 5
4
1:0
BAUD RATE
BAUD RATE
TRANSMIT
RECEIVE
÷
(16X)
÷
(1X)
SCI
SCI
13
16
1:1
SCP[1:0]
MOTOROLA

Related parts for MC68HC11E1CFN3