MC68HC908QT2CDW

Manufacturer Part NumberMC68HC908QT2CDW
DescriptionIC MCU 1.5K FLASH W/ADC 8-SOIC
ManufacturerFreescale Semiconductor
SeriesHC08
MC68HC908QT2CDW datasheet
 

Specifications of MC68HC908QT2CDW

Core ProcessorHC08Core Size8-Bit
Speed8MHzPeripheralsLVD, POR, PWM
Number Of I /o5Program Memory Size1.5KB (1.5K x 8)
Program Memory TypeFLASHRam Size128 x 8
Voltage - Supply (vcc/vdd)2.7 V ~ 5.5 VOscillator TypeInternal
Operating Temperature-40°C ~ 85°CPackage / Case8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantEeprom Size-
Data Converters-Connectivity-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
Page 100/184

Download datasheet (2Mb)Embed
PrevNext
Input/Output Ports (PORTS)
PTAPUE[5:0] — Port A Input Pullup Enable Bits
These read/write bits are software programmable to enable pullup devices on port A pins.
1 = Corresponding port A pin configured to have internal pull if its DDRA bit is set to 0
0 = Pullup device is disconnected on the corresponding port A pin regardless of the state of its
DDRA bit
Table 12-1
summarizes the operation of the port A pins.
PTAPUE
DDRA
PTA
Bit
Bit
Bit
(1)
1
0
X
0
0
X
X
1
X
1. X = don’t care
2. I/O pin pulled to V
by internal pullup.
DD
3. Writing affects data register, but does not affect input.
4. Hi-Z = high impedance
5. Output does not apply to PTA2
12.3 Port B
Port B is an 8-bit general purpose I/O port. Port B is only available on the MC68HC908QY1,
MC68HC908QY2, and MC68HC908QY4.
12.3.1 Port B Data Register
The port B data register (PTB) contains a data latch for each of the eight port B pins.
Address: $0001
Bit 7
Read:
PTB7
Write:
Reset:
PTB[7:0] — Port B Data Bits
These read/write bits are software programmable. Data direction of each port B pin is under the control
of the corresponding bit in data direction register B. Reset has no effect on port B data.
100
Table 12-1. Port A Pin Functions
Accesses to DDRA
I/O Pin
Mode
Read/Write
(2)
Input, V
DDRA5–DDRA0
DD
(4)
DDRA5–DDRA0
Input, Hi-Z
Output
DDRA5–DDRA0
6
5
4
3
PTB6
PTB5
PTB4
PTB3
Unaffected by reset
Figure 12-5. Port B Data Register (PTB)
MC68HC908QY/QT Family Data Sheet, Rev. 6
Accesses to PTA
Read
Write
Pin
PTA5–PTA0
Pin
PTA5–PTA0
PTA5–PTA0
PTA5–PTA0
2
1
Bit 0
PTB2
PTB1
PTB0
Freescale Semiconductor
(3)
(3)
(5)