C8051F023 Silicon Laboratories Inc, C8051F023 Datasheet - Page 220

• Manufacturer Part Number: C8051F023
• Description: IC 8051 MCU 64K FLASH 64TQFP
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F02xr

Specifications of C8051F023

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 25MHz
• Connectivity: EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Number Of I /o: 32
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x8b, 8x10b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TQFP, 64-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

C8051F020/1/2/3
21.2. Multiprocessor Communications
Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors
by special use of the ninth data bit and the built-in UART1 address recognition hardware. A master processor begins
a transfer with an address byte to select one or more target slave devices. An address byte differs from a data byte in
that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.
The UART1 address is configured via two SFRs: SADDR1 (Serial Address) and SADEN1 (Serial Address Enable).
SADEN1 sets the bit mask for the address held in SADDR1: bits set to logic 1 in SADEN1 correspond to bits in
SADDR1 that are checked against the received address byte; bits set to logic 0 in SADEN1 correspond to “don’t
care” bits in SADDR1.
Setting the SM21 bit (SCON1.5) configures UART1 such that when a stop bit is received, UART1 will generate an
interrupt only if the ninth bit is logic 1 (RB81 = 1) and the received data byte matches the UART1 slave address. Fol-
lowing the received address interrupt, the slave should clear its SM21 bit to enable interrupts on the reception of the
following data byte(s). Once the entire message is received, the addressed slave should reset its SM21 bit to ignore all
transmissions until it receives the next address byte. While SM21 is logic 1, UART1 ignores all bytes that do not
match the UART1 address and include a ninth bit that is logic 1.
Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves,
thereby enabling "broadcast" transmissions to more than one slave simultaneously. The broadcast address is the logi-
cal OR of registers SADDR1 and SADEN1, and ‘0’s of the result are treated as “don’t cares”. Typically a broadcast
address of 0xFF (hexadecimal) is acknowledged by all slaves, assuming “don’t care” bits as ‘1’s. The master proces-
sor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is
temporarily reversed to enable half-duplex transmission between the original master and slave(s).
220
UART1 Address = xxxx0101
SADDR1
SADEN1
RX
Example 1
Master
Device
Figure 21.7. UART Multi-Processor Mode Interconnect Diagram
TX
= 00110101
= 00001111
RX
Device
Slave
UART1 Address = 0011xx01
TX
SADDR1
SADEN1
Example 2
Rev. 1.4
RX
Device
Slave
= 00110101
= 11110011
TX
RX
Device
Slave
UART1 Address = 00xxxxxx
SADDR1
SADEN1
TX
Example 3
+5V
= 00110101
= 11000000