MC68HC711E9CFU2

Manufacturer Part NumberMC68HC711E9CFU2
DescriptionIC MCU 12K OTP 2MHZ 64-QFP
ManufacturerFreescale Semiconductor
SeriesHC11
MC68HC711E9CFU2 datasheets
 

Specifications of MC68HC711E9CFU2

Core ProcessorHC11Core Size8-Bit
Speed2MHzConnectivitySCI, SPI
PeripheralsPOR, WDTNumber Of I /o38
Program Memory Size12KB (12K x 8)Program Memory TypeOTP
Eeprom Size512 x 8Ram Size512 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-QFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
Page 171
172
Page 172
173
Page 173
174
Page 174
175
Page 175
176
Page 176
177
Page 177
178
Page 178
179
Page 179
180
Page 180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
Page 171/242

Download datasheet (2Mb)Embed
PrevNext
10.17 Serial Peripheral Interface Timing Characteristics
(1)
Num
Characteristic
Frequency of operation
E clock
E-clock period
Operating frequency
Master
Slave
Cycle time
1
Master
Slave
(2)
Enable lead time
2
Slave
(2)
Enable lag time
3
Slave
Clock (SCK) high time
4
Master
Slave
Clock (SCK) low time
5
Master
Slave
Data setup time (inputs)
6
Master
Slave
Data hold time (inputs)
7
Master
Slave
Slave access time
8
CPHA = 0
CPHA = 1
Disable time (hold time
9
to high-impedance state)
Slave
(3)
10
Data valid
(after enable edge)
Data hold time (outputs)
11
(after enable edge)
= 5.0 Vdc ±10%, V
1. V
= 0 Vdc, T
DD
SS
wise noted
2. Time to data active from high-impedance state
3. Assumes 200 pF load on SCK, MOSI, and MISO pins
Freescale Semiconductor
Serial Peripheral Interface Timing Characteristics
E9
Symbol
Min
f
dc
o
t
333
CYC
f
f
/32
op(m)
o
f
dc
op(s)
t
2
CYC(m)
t
1
CYC(s)
t
1
lead(s)
t
1
lag(s)
t
–25
CYC
t
w(SCKH)m
1/2
t
w(SCKH)s
t
–25
CYC
t
–25
CYC
t
w(SCKL)m
1/2
t
w(SCKL)s
t
–25
CYC
t
30
su(m)
t
30
su(s)
t
30
h(m)
t
30
h(s)
t
0
a
0
t
dis
t
v
t
0
ho
= T
to T
, all timing is shown with respect to 20% V
A
L
H
M68HC11E Family Data Sheet, Rev. 5.1
E20
Max
Min
Max
3.0
dc
3.0
333
f
/2
f
/2
f
/128
o
o
o
f
f
dc
o
o
32
2
128
1
1
1
t
–25
CYC
16 t
64 t
CYC
CYC
1/2
t
–25
CYC
t
–25
CYC
16 t
64 t
CYC
CYC
1/2
t
–25
CYC
30
30
30
30
40
0
40
40
0
40
50
50
50
50
0
and 70% V
, unless other-
DD
DD
Unit
MHz
ns
MHz
t
CYC
t
CYC
t
CYC
ns
ns
ns
ns
ns
ns
ns
ns
171