MC68HC711E9CFU2

Manufacturer Part NumberMC68HC711E9CFU2
DescriptionIC MCU 12K OTP 2MHZ 64-QFP
ManufacturerFreescale Semiconductor
SeriesHC11
MC68HC711E9CFU2 datasheets
 

Specifications of MC68HC711E9CFU2

Core ProcessorHC11Core Size8-Bit
Speed2MHzConnectivitySCI, SPI
PeripheralsPOR, WDTNumber Of I /o38
Program Memory Size12KB (12K x 8)Program Memory TypeOTP
Eeprom Size512 x 8Ram Size512 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-QFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
Page 221
222
Page 222
223
Page 223
224
Page 224
225
Page 225
226
Page 226
227
Page 227
228
Page 228
229
Page 229
230
Page 230
231
232
233
234
235
236
237
238
239
240
241
242
Page 221/242

Download datasheet (2Mb)Embed
PrevNext
Bootloading a Program to Performa ROM Checksum
The bootloader ROM must be turned off before performing the checksum program. To remove the boot
ROM from the memory map, clear the RBOOT bit in the HPRIO register. This is normally a write-protected
bit that is 0, but in bootstrap mode it is reset to 1 and can be written. If the boot ROM is not disabled, the
checksum routine will read the contents of the boot ROM rather than the user’s mask ROM or EPROM at
the same addresses.
Inherent Delays Caused by Double Buffering of SCI Data
This problem is troublesome in cases where one MCU is bootloading to another MCU.
Because of transmitter double buffering, there may be one character in the serial shifter as a new
character is written into the transmit data register. In cases such as downloading in which this 2-character
pipeline is kept full, a 2-character time delay occurs between when a character is written to the transmit
data register and when that character finishes transmitting. A little more than one more character time
delay occurs between the target MCU receiving the character and echoing it back. If the master MCU
waits for the echo of each downloaded character before sending the next one, the download process
takes about twice as long as it would if transmission is treated as a separate process or if verify data is
ignored.
Boot ROM Variations
Different versions of the M68HC11 have different versions of the bootstrap ROM program.
summarizes the features of the boot ROMs in 16 members of the M68HC11 Family.
The boot ROMs for the MC68HC11F1, the MC68HC711K4, and the MC68HC11K4 allow additional
choices of baud rates for bootloader communications. For the three new baud rates, the first character
used to determine the baud rate is not $FF as it was in earlier M68HC11s. The intercharacter delay that
terminates the variable-length download is also different for these new baud rates.
synchronization characters, delay times, and baud rates as they relate to E-clock frequency.
Commented Boot ROM Listing
Listing 3. MC68HC711E9 Bootloader ROM
program in the MC68HC711E9 version of the M68HC11. Other versions can be found in Appendix B of
the M68HC11 Reference Manual.
Sync
Timeout
Character
Delay
$FF
4 characters
$FF
4 characters
$F0
4.9 characters
$FD
17.3 characters 5208
$FD
13 characters
Freescale Semiconductor
contains a complete commented listing of the boot ROM
Table 3. Bootloader Baud Rates
Baud Rates at E Clock =
2 MHz 2.1 MHz 3 MHz 3.15 MHz 4 MHz 4.2 MHz
7812
8192
11,718
12,288
1200
1260
1800
9600
10,080 14,400
15,120
5461
7812
3906
4096
5859
M68HC11 Bootstrap Mode, Rev. 1.1
Boot ROM Variations
Table 3
Table 3
shows the
15,624
16,838
1890
2400
2520
19,200
20,160
8192
10,416
10,922
6144
7812
8192
221