MC68HC711K4CFN4 Freescale Semiconductor, MC68HC711K4CFN4 Datasheet - Page 108

no-image

MC68HC711K4CFN4

Manufacturer Part Number
MC68HC711K4CFN4
Description
IC MCU 24K OTP 4MHZ 84-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC711K4CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
62
Program Memory Size
24KB (24K x 8)
Program Memory Type
OTP
Eeprom Size
640 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711K4CFN4
Manufacturer:
FREESCALE
Quantity:
718
Part Number:
MC68HC711K4CFN4
Manufacturer:
FREESCALE
Quantity:
3 180
Part Number:
MC68HC711K4CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Resets and Interrupts
5.3.3.1 System Configuration Register
Technical Data
108
NOTE:
NOTE:
Address: $003F
Three registers are involved in COP operation:
Throughout this manual, the registers are discussed by function. In the
event that not all bits in a register are referenced, the bits that are not
discussed are shaded.
In normal modes, COP is enabled out of reset and does not depend on
software action. To disable the COP system, set the NOCOP bit in the
CONFIG register (see
operating modes, the COP system is initially inhibited by the disable
resets (DISR) control bit in the TEST1 register. The DISR bit can
subsequently be written to 0 to enable COP resets.
CONFIG is writable once in normal modes and writable at any time in
special modes.
NOCOP — COP System Disable Bit
Reset:
Read:
Write:
Freescale Semiconductor, Inc.
For More Information On This Product,
0 = COP enabled
1 = COP disabled
The CONFIG register contains a bit which determines whether the
COP system is enabled or disabled.
The OPTION register contains two bits which determine the COP
timeout period.
The COPRST register must be written by software to reset the
watchdog timer.
Figure 5-1. System Configuration Register (CONFIG)
ROMAD
Bit 7
Go to: www.freescale.com
Resets and Interrupts
6
1
1
Figure
CLKX
5
5-1). In special test and bootstrap
PAREN
4
NOSEC
3
1
NOCOP
2
M68HC11K Family
ROMON
1
MOTOROLA
EEON
Bit 0

Related parts for MC68HC711K4CFN4