MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 112

no-image

MC68HC711P2CFN4

Manufacturer Part Number
MC68HC711P2CFN4
Description
IC MCU 32K OTP 4MHZ 84-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheet

Specifications of MC68HC711P2CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
MI Bus, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
50
Program Memory Size
32KB (32K x 8)
Program Memory Type
OTP
Eeprom Size
640 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
HITACHI
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Motorola Interconnect Bus (MI BUS)
6.4 The push field
6.5 The pull field
Technical Data
The push field consists of a start bit, a push synchronization bit, a push
data field and a push address field. The start consists of three time slots
having the dominant logical state ‘0’. The start marks the beginning of
the message frame by violation of the rule of the Manchester code. The
push synchronization bit consists of a biphase coded ‘0’. Biphase coding
will be discussed later. The push data field consists of five bits of biphase
coded data. The push address consists of three bits of biphase coded
data. Data and address are written to the lower byte of the SCI data
register (S2DRL). The push data occupies the lower five bits and the
push address occupies the upper three bits of the register.
The pull field consists of a pull synchronization bit, a pull data field and
an end of frame. The pull synchronization bit is a biphase coded ‘1’ and
is initiated by the MCU during the time slot after the last address bit of
the push field. The pull data field consists of an NRZ coded transmission,
each bit taking one time slot. Once shifted in, the pull data is stored in
the lower byte of the SCI data register (S2DRL). The end-of-frame field
is a square wave signal having a typical frequency of 20kHz ± 1%
tolerance (i.e. the bit rate of the push field) when the data sent to the
selected device is valid.
Freescale Semiconductor, Inc.
For More Information On This Product,
Motorola Interconnect Bus (MI BUS)
Go to: www.freescale.com
MC68HC11P2 — Rev 1.0

Related parts for MC68HC711P2CFN4