MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 145

• Manufacturer Part Number: MC68HC711P2CFN4
• Description: IC MCU 32K OTP 4MHZ 84-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC711P2CFN4

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 4MHz
• Connectivity: MI Bus, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 50
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: OTP
• Eeprom Size: 640 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 84-PLCC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

8.4.3 TI4/O5 — Timer input capture 4/output compare 5 register
8.5 Output compare
MC68HC11P2 — Rev 1.0
Capture 4/compare 5 (TI4/O5)
Capture 4/compare 5 (TI4/O5)
high
low
Use TI4/O5 as either an input capture register or an output compare
register, depending on the function chosen for the PA3 pin. To enable it
as an input capture pin, set the I4/O5 bit in the pulse accumulator control
register (PACTL) to logic level one. To use it as an output compare
register, set the I4/O5 bit to a logic level zero. Refer to
accumulator control
The TI4/O5 register pair resets to ones ($FFFF).
Use the output compare (OC) function to program an action to occur at
a specific time — when the 16-bit counter reaches a specified value. For
each of the five output compare functions, there is a separate 16-bit
compare register and a dedicated 16-bit comparator. The value in the
compare register is compared to the value of the free-running counter on
every bus cycle. When the compare register matches the counter value,
an output compare status flag is set. The flag can be used to initiate the
automatic actions for that output compare function.
To produce a pulse of a specific duration, write a value to the output
compare register that represents the time the leading edge of the pulse
is to occur. The output compare circuit is configured to set the
appropriate output either high or low, depending on the polarity of the
pulse being produced. After a match occurs, the output compare register
is reprogrammed to change the output pin back to its inactive level at the
next match. A value representing the width of the pulse is added to the
original value, and then written to the output compare register. Because
the pin state changes occur at specific values of the free-running
Freescale Semiconductor, Inc.
Address bit 7
For More Information On This Product,
$001E (bit 15) (14)
$001F (bit 7)
Go to: www.freescale.com
Timing System
bit 6
(6)
register.
bit 5
(13)
(5)
bit 4
(12)
(4)
bit 3
(11)
(3)
bit 2
(10)
(2)
bit 1
(9)
(1)
PACTL — Pulse
(bit 8) 1111 1111
(bit 0) 1111 1111
bit 0
Output compare
Technical Data
Timing System
on reset
State