MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 169

no-image

MC68HC711P2CFN4

Manufacturer Part Number
MC68HC711P2CFN4
Description
IC MCU 32K OTP 4MHZ 84-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheet

Specifications of MC68HC711P2CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
MI Bus, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
50
Program Memory Size
32KB (32K x 8)
Program Memory Type
OTP
Eeprom Size
640 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
HITACHI
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
8.9.6 PWCNT1–4 — PWM timer counter registers 1 to 4
8.9.7 PWPER1–4 — PWM timer period registers 1 to 4
MC68HC11P2 — Rev 1.0
Pulse width period 1 (PWPER1) $0068 (bit 7)
Pulse width period 2 (PWPER2) $0069 (bit 7)
Pulse width period 3 (PWPER3) $006A (bit 7)
Pulse width period 4 (PWPER4) $006B (bit 7)
Pulse width count 1 (PWCNT1)
Pulse width count 2 (PWCNT2)
Pulse width count 3 (PWCNT3)
Pulse width count 4 (PWCNT4)
Bits [5:4] — Not implemented; always read zero
PWEN[4:1] — Pulse width channels 4–1
Each channel has its own counter which can be read at any time without
affecting the count or the operation of the PWM channel. Writing to a
counter causes it to be reset to $00; this is generally done before the
counter is enabled. A counter may also be written to whilst it is enabled;
this may cause a truncated PWM period.
There is one period register for each channel. The value in this register
determines the period of the associated PWM timer channel. PWPERx
is connected internally to a buffer which compares directly with the
counter register. The period value in PWPERx is loaded into the buffer
when the counter is cleared by the termination of the previous period or
by a write to the counter. This register can be written at any time, and the
written value will take effect from the start of the next PWM timer cycle.
Freescale Semiconductor, Inc.
Address bit 7
Address bit 7
For More Information On This Product,
$0064 (bit 7)
$0065 (bit 7)
$0066 (bit 7)
$0067 (bit 7)
1 = Channel enabled on the associated port pin.
0 = Channel disabled.
Go to: www.freescale.com
Timing System
bit 6
bit 6
(6)
(6)
(6)
(6)
(6)
(6)
(6)
(6)
bit 5
bit 5
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
bit 4
bit 4
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
bit 3
bit 3
(3)
(3)
(3)
(3)
(3)
(3)
(3)
(3)
Pulse-width modulation (PWM) timer
bit 2
bit 2
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
bit 1
bit 1
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(bit 0) 0000 0000
(bit 0) 0000 0000
(bit 0) 0000 0000
(bit 0) 0000 0000
(bit 0) 1111 1111
(bit 0) 1111 1111
(bit 0) 1111 1111
(bit 0) 1111 1111
bit 0
bit 0
Technical Data
Timing System
on reset
on reset
State
State

Related parts for MC68HC711P2CFN4