MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 189

no-image

MC68HC711P2CFN4

Manufacturer Part Number
MC68HC711P2CFN4
Description
IC MCU 32K OTP 4MHZ 84-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheet

Specifications of MC68HC711P2CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
MI Bus, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
50
Program Memory Size
32KB (32K x 8)
Program Memory Type
OTP
Eeprom Size
640 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
HITACHI
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
10.3.6 OPTION — System configuration options register 1
MC68HC11P2 — Rev 1.0
System config. options 1
(OPTION)
The special-purpose OPTION register sets internal system configuration
options during initialization. The time protected control bits (IRQE, DLY,
FCME and CR[1:0]) can be written to only once in the first 64 cycles after
a reset and then they become read-only bits. This minimizes the
possibility of any accidental changes to the system configuration. They
may be written at any time in special modes.
ADPU — A/D power-up (Refer to
CSEL — Clock select (Refer to
IRQE — Configure IRQ for falling edge sensitive operation (Refer to
Operating Modes and On-Chip
DLY — Enable oscillator start-up delay (Refer to
On-Chip
CME — Clock monitor enable
Freescale Semiconductor, Inc.
Address bit 7
For More Information On This Product,
$0039 ADPU CSEL IRQE
1 = A/D system power enabled.
0 = A/D system disabled, to reduce supply current.
1 = A/D and EEPROM use internal RC clock source (about
0 = A/D and EEPROM use system E clock (must be at least 1MHz).
1 = Falling edge sensitive operation.
0 = Low level sensitive operation.
1 = A delay of approximately 4000 E clock cycles is imposed as the
0 = The oscillator start-up delay coming out of STOP is bypassed.
1 = Clock monitor enabled.
0 = Clock monitor disabled.
1.5MHz).
MCU is started up from the STOP mode.
Memory)
Go to: www.freescale.com
Resets and Interrupts
bit 6
bit 5
Analog-to-Digital
bit 4
DLY
Memory)
Analog-to-Digital
CME FCME CR1
bit 3
bit 2
Operating Modes and
Converter)
bit 1
Converter)
Resets and Interrupts
CR0 0001 0000
bit 0
Technical Data
on reset
State
Resets

Related parts for MC68HC711P2CFN4