MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 216

no-image

MC68HC711P2CFN4

Manufacturer Part Number
MC68HC711P2CFN4
Description
IC MCU 32K OTP 4MHZ 84-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheet

Specifications of MC68HC711P2CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
MI Bus, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
50
Program Memory Size
32KB (32K x 8)
Program Memory Type
OTP
Eeprom Size
640 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
HITACHI
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
CPU Core and Instruction Set
Technical Data
JSR, Jump to subroutine
RTS, Return from subroutine
EXTEND
DIRECT
IND, X
IND, Y
RTN
RTN
RTN
RTN
PC
PC
PC
PC
PC
Main program
Main program
Main program
Main program
Main program
Next instruction
Next instruction
Next instruction
Next instruction
$9D = JSR
$AD = JSR
$18 = PRE
$AD = JSR
$BD = JSR
$39 = RTS
dd
hh
Legend
ff
ff
ll
RTN
RTN
RTN Address of the next instruction in the main program, to be executed on return from subroutine
dd 8-bit direct address ($0000–$00FF); the high byte is assumed to be $00
hh High order byte of 16-bit extended address
rr Signed relative offset ($80 to $7F (–128 to +127)); offset is relative to the address following the offset byte
H
ff 8-bit positive offset ($00 to $FF (0 to 256)) is added to the index register contents
L
ll Low order byte of 16-bit extended address
Freescale Semiconductor, Inc.
More significant byte of return address
Less significant byte of return address
Shaded cells show stack pointer position after the operation is complete
For More Information On This Product,
SP–2
SP–1
SP+1
SP+2
CPU Core and Instruction Set
SP
SP
Go to: www.freescale.com
Stack
Stack
RTN
RTN
RTN
RTN
H
H
L
L
BSR, Branch to subroutine
WAI, Wait for interrupt
SWI, Software interrupt
RTI, Return from interrupt
RTN
RTN
RTN
PC
PC
PC
PC
Interrupt program
Next instruction
Main program
Main program
Main program
$8D = BSR
$3B = RTI
$3F = SWI
$3E = WAI
rr
MC68HC11P2 — Rev 1.0
SP–2
SP–1
SP–9
SP–8
SP–7
SP–6
SP–5
SP–4
SP–3
SP–2
SP–1
SP+1
SP+2
SP+3
SP+4
SP+5
SP+6
SP+7
SP+8
SP+9
SP
SP
SP
Index register (IX
Index register (IX
Index register (IY
Index register (IY
Index register (IX
Index register (IX
Index register (IY
Index register (IY
Condition Code
Condition Code
Accumulator B
Accumulator A
Accumulator B
Accumulator A
Stack
Stack
Stack
RTN
RTN
RTN
RTN
RTN
RTN
H
L
H
L
H
L
H
H
H
H
L
L
L
L
)
)
)
)
)
)
)
)

Related parts for MC68HC711P2CFN4