MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 75

• Manufacturer Part Number: MC68HC711P2CFN4
• Description: IC MCU 32K OTP 4MHZ 84-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC711P2CFN4

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 4MHz
• Connectivity: MI Bus, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 50
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: OTP
• Eeprom Size: 640 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 84-PLCC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

4.3.1 PORTA — Port A data register
4.3.2 DDRA — Data direction register for port A
4.4 Port B
MC68HC11P2 — Rev 1.0
Data direction A (DDRA)
Port A data (PORTA)
This is a read/write register and is not affected by reset. The bits may be
read and written at any time, but, when a pin is allocated to its alternate
function, a write to the corresponding register bit has no affect on the pin
state.
DDA[7:0] — Data direction for port A
Port B is an 8-bit bidirectional port, with both data and data direction
registers. In addition to their I/O capability, port B pins are used as the
nonmultiplexed high order address pins, as shown in the following
table.
Freescale Semiconductor, Inc.
Address bit 7
Address bit 7
For More Information On This Product,
$0001 DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 0000 0000
$0000
1 = The corresponding pin is configured as an output.
0 = The corresponding pin is configured as an input.
Go to: www.freescale.com
PA7
Parallel Input/Output
PB0
PB1
PB2
PB3
PB4
PB5
PB6
Pin
bit 6
bit 6
PA6
Alternate
function
bit 5
bit 5
PA5
A10
A11
A12
A13
A14
A8
A9
bit 4
PA4
bit 4
In expanded or test
mode, the pins
become the high
order address and
port B is not
included in the
memory map.
bit 3
PA3
bit 3
bit 2
PA2
bit 2
bit 1
PA1
bit 1
Parallel Input/Output
bit 0
PA0 undefined
bit 0
Technical Data
on reset
on reset
State
State
Port B