HD64F2636UF20 Renesas Electronics America, HD64F2636UF20 Datasheet - Page 232

IC H8S MCU FLASH 128K 128QFP

HD64F2636UF20

Manufacturer Part Number
HD64F2636UF20
Description
IC H8S MCU FLASH 128K 128QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2636UF20

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
Motor Control PWM, POR, PWM, WDT
Number Of I /o
72
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
128-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Section 2 Instruction Descriptions
2.2.60 (1)
SHLR (SHift Logical Right)
Operation
Rd (right logical shift)
Assembly-Language Format
SHLR.B Rd
Operand Size
Byte
Description
This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the right. The
least significant bit (bit 0) shifts into the carry flag. The most significant bit (bit 7) is cleared to 0.
Available Registers
Rd: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution
Notes
Rev. 4.00 Feb 24, 2006 page 216 of 322
REJ09B0139-0400
Register direct
Addressing
Mode
SHLR (B)
Mnemonic
0
SHLR.B
MSB
Rd
b7
Operands
Rd
.
. . . . . .
.
1st byte
1
.
.
1
Condition Code
H: Previous value remains unchanged.
N: Always cleared to 0.
Z: Set to 1 if the result is zero; otherwise
V: Always cleared to 0.
C: Receives the previous value in bit 0.
.
2nd byte
0
.
Instruction Format
cleared to 0.
I
rd
UI H
LSB
b0
3rd byte
U
C
N
0
4th byte
Z
Shift Logical
V
0
States
No. of
C
1

Related parts for HD64F2636UF20