M30626FJPFP#D5C Renesas Electronics America, M30626FJPFP#D5C Datasheet - Page 167

• Manufacturer Part Number: M30626FJPFP#D5C
• Description: MCU 3/5V 512K 100-QFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/60r

Specifications of M30626FJPFP#D5C

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 24MHz
• Connectivity: I²C, IEBus, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 85
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 31K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

M16C/62P Group (M16C/62P, M16C/62PT)
Rev.2.41
REJ09B0185-0241
Figure 15.11
15.1.2.1
Timer A3
TA3OUT
(A phase)
TA3IN
(B phase)
Count source
NOTES :
ZP
This function initializes the timer count value to “0” by Z-phase (counter initialization) input during two-phase
pulse signal processing.
This function can only be used in Timer A3 event counter mode during two-phase pulse signal processing, free-
running type, x4 processing, with Z-phase entered from the ZP pin.
Counter initialization by Z-phase input is enabled by writing “0000h” to the TA3 register and setting the TAZIE
bit in the ONSF register to “1” (= Z-phase input enabled).
Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the
rising or falling edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the INT2
pin must be equal to or greater than one clock cycle of Timer A3 count source.
The counter is initialized at the next count timing after recognizing Z-phase input. Figure 15.11 shows the
Relationship Between the Two-Phase Pulse (A phase and B phase) and the Z-Phase.
If Timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a Timer A3
interrupt request is generated twice in succession. Do not use Timer A3 interrupt when using this function.
1. This timing diagram is for the case where the POL bit in the INT2IC register = 1 (= rising edge).
(1)
Jan 10, 2006
Counter Initialization by Two-Phase Pulse Signal Processing
Two-Phase Pulse (A phase and B phase) and the Z-Phase
Page 150 of 390
m
m+1
Input equal to or greater than one clock cycle
of count source
1
2
3
4
5
15. Timers