M30626FJPGP#D5C Renesas Electronics America, M30626FJPGP#D5C Datasheet - Page 37

MCU 3/5V 512K 100-LQFP

M30626FJPGP#D5C

Manufacturer Part Number
M30626FJPGP#D5C
Description
MCU 3/5V 512K 100-LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheet

Specifications of M30626FJPGP#D5C

Core Processor
M16C/60
Core Size
16-Bit
Speed
24MHz
Connectivity
I²C, IEBus, UART/USART
Peripherals
DMA, WDT
Number Of I /o
85
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
31K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30626FJPGP#D5CM30626FJPGP
Manufacturer:
ATMEL
Quantity:
1
Company:
Part Number:
M30626FJPGP#D5CM30626FJPGP
Manufacturer:
MIT
Quantity:
1 000
Company:
Part Number:
M30626FJPGP#D5CM30626FJPGP
Manufacturer:
MIT
Quantity:
20 000
Company:
Part Number:
M30626FJPGP#D5CM30626FJPGP
Manufacturer:
RENESAS
Quantity:
9 423
Company:
Part Number:
M30626FJPGP#D5CM30626FJPGP U5C
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
1.10 Vector Table
Chapter 1 Overview
The vector table comes in two types: a special page vector table and an interrupt vector table. The special
page vector table is a fixed vector table. The interrupt vector table can be a fixed or a variable vector table.
Figure 1.10.1 Fixed vector table
1.10.1 Fixed Vector Table
The fixed vector table is an address-fixed vector table. The special page vector table is allocated to
addresses FFE00
FFFDC
The special page vector table is comprised of two bytes per table. Each vector table must contain the 16
low-order bits of the subroutine’s entry address. Each vector table has special page numbers (18 to
255) which are used in JSRS and JMPS instructions.
The interrupt vector table is comprised of four bytes per table. Each vector table must contain the
interrupt handler routine’s entry address.
FFE00
FFE02
FFFDB
FFFDC
FFFFF
16
through FFFFF
16
16
16
16
16
16
through FFFDB
Special page
vector table
Interrupt
vector table
16
. Figure 1.10.1 shows a fixed vector table.
16
, and part of the interrupt vector table is allocated to addresses
255
254
18
19
FFFDC
FFFE0
FFFE4
FFFE8
FFFEC
FFFF0
FFFF4
FFFF8
FFFFC
Special page number
16
16
16
16
16
16
16
16
16
Undefined instruction
Overflow
BRK instruction
Address match
Single step
Watchdog timer
DBC
NMI
Reset
1.10 Vector Table

Related parts for M30626FJPGP#D5C