SAK-TC1766-192F80HL BD Infineon Technologies, SAK-TC1766-192F80HL BD Datasheet - Page 29

• Manufacturer Part Number: SAK-TC1766-192F80HL BD
• Description: IC MCU 32BIT FLASH PG-LQFP-176
• Manufacturer: Infineon Technologies
• Series: TC17xxr

Specifications of SAK-TC1766-192F80HL BD

• Core Processor: TriCore
• Core Size: 32-Bit
• Speed: 80MHz
• Connectivity: ASC, CAN, MLI, MSC, SSC
• Peripherals: DMA, POR, WDT
• Number Of I /o: 81
• Program Memory Size: 1.5MB (1.5M x 8)
• Program Memory Type: FLASH
• Ram Size: 108K x 8
• Voltage - Supply (vcc/vdd): 1.42 V ~ 1.58 V
• Data Converters: A/D 2x10b; A/D 32x8b,10b,12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 176-LFQFP
• Packages: PG-LQFP-176
• Max Clock Frequency: 80.0 MHz
• Sram (incl. Cache): 108.0 KByte
• Can Nodes: 2
• A / D Input Lines (incl. Fadc): 36
• Program Memory: 1.5 MB
• For Use With: B158-H8539-G2-X-7600IN - KIT STARTER TC176X SERIES
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: KT1766192F80HLBDXT; SAK-TC1766-192F80HLBDINTR

Preliminary
3.2
As shown in the TC1766 block diagram on
on-chip memories that are used as program or data memory.
•
•
•
•
• Memory of PCP2
• On-chip SRAM with parity error protection
Features of Program Flash
•
•
•
•
•
•
•
•
•
•
•
Data Sheet
– 12 Kbyte Code Memory (CMEM) with parity error protection
– 8 Kbyte Parameter RAM (PRAM) with parity error protection
Program memory in PMU
– 16 Kbyte Boot ROM (BROM)
– 1504 Kbyte Program Flash (PFlash)
Program memory in PMI
– 16 Kbyte Scratch-Pad RAM (SPRAM)
– 8 Kbyte Instruction Cache (ICACHE)
Data memory in PMU
– 32 Kbyte Data Flash (DFlash)
– 8 Kbyte Overlay RAM (OVRAM)
Data memory in DMI
– 56 Kbyte Local Data RAM (LDRAM)
1504 Kbyte on-chip program Flash memory
Usable for instruction code or constant data storage
256-byte program interface
– 256 bytes are programmed into PFLASH page in one step/command
256-bit read interface
– Transfer from PFLASH to CPU/PMI by four 64-bit single cycle burst transfers
Dynamic correction of single-bit errors during read access
Detection of double-bit errors
Fixed sector architecture
– Eight 16 Kbyte, one 128 Kbyte, one 256 Kbyte, one 512 Kbyte and one 480 Kbyte
– Each sector separately erasable
– Each sector separately write-protectable
Configurable read protection for complete PFLASH with sophisticated read access
supervision, combined with write protection for complete PFLASH (protection against
“Trojan horse” software)
Configurable write protection for each sector
– Each sector separately write-protectable
– With capability to be re-programmed
– With capability to be locked forever (OTP)
Password mechanism for temporary disabling of write and read protection
On-chip generation of programming voltage
sectors
On-Chip Memories
25
Page
2-6, some of the TC1766 units provide
Functional Description
V1.0, 2008-04
TC1766