CA3130EZ Intersil, CA3130EZ Datasheet

no-image

CA3130EZ

Manufacturer Part Number
CA3130EZ
Description
IC OP AMP 15MHZ BIMOS 8-DIP
Manufacturer
Intersil
Datasheets

Specifications of CA3130EZ

Amplifier Type
General Purpose
Number Of Circuits
1
Slew Rate
30 V/µs
Gain Bandwidth Product
15MHz
Current - Input Bias
5pA
Voltage - Input Offset
8000µV
Current - Supply
10mA
Current - Output / Channel
45mA
Voltage - Supply, Single/dual (±)
5 V ~ 16 V, ±2.5 V ~ 8 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Through Hole
Package / Case
8-DIP (0.300", 7.62mm)
Bandwidth
15 MHz
Common Mode Rejection Ratio
90
Current, Input Bias
0.000005 μA
Current, Input Offset
0.5 pA
Current, Output
22 mA
Current, Supply
10 mA
Number Of Amplifiers
Single
Package Type
PDIP-8
Resistance, Input
1.5 Teraohms
Temperature, Operating, Range
-55 to +125 °C
Time, Rise
0.09 μs
Voltage, Gain
320 kV/V
Voltage, Input
-0.5 to 23 V
Voltage, Noise
23000 nV/sqrt Hz
Voltage, Offset
8 mV
Voltage, Output, High
13.3 V
Voltage, Output, Low
0.002 V
Voltage, Supply
5 to 16 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Output Type
-
-3db Bandwidth
-
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CA3130EZ
Manufacturer:
SILICON
Quantity:
19 380
Part Number:
CA3130EZ
Manufacturer:
INTERSIL
Quantity:
4
Part Number:
CA3130EZ
Manufacturer:
INTERSIL
Quantity:
20 000
15MHz, BiMOS Operational Amplifier with
MOSFET Input/CMOS Output
CA3130A and CA3130 are op amps that combine the
advantage of both CMOS and bipolar transistors.
Gate-protected P-Channel MOSFET (PMOS) transistors are
used in the input circuit to provide very-high-input
impedance, very-low-input current, and exceptional speed
performance. The use of PMOS transistors in the input stage
results in common-mode input-voltage capability down to
0.5V below the negative-supply terminal, an important
attribute in single-supply applications.
A CMOS transistor-pair, capable of swinging the output
voltage to within 10mV of either supply-voltage terminal (at
very high values of load impedance), is employed as the
output circuit.
The CA3130 Series circuits operate at supply voltages
ranging from 5V to 16V, (±2.5V to ±8V). They can be phase
compensated with a single external capacitor, and have
terminals for adjustment of offset voltage for applications
requiring offset-null capability. Terminal provisions are also
made to permit strobing of the output stage.
• The CA3130A offers superior input characteristics over
Ordering Information
*Pb-free PDIPs can be used for through hole wave solder processing only. They are not
intended for use in Reflow solder processing applications.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate termination finish,
which are RoHS compliant and compatible with both SnPb and Pb-free soldering
operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
CA3130AE
CA3130AM
(3130A)
CA3130AM96
(3130A)
CA3130AMZ
(3130AZ) (Note)
CA3130AMZ96
(3130AZ) (Note)
CA3130E
CA3130EZ
(Note)
CA3130M
(3130)
CA3130M96
(3130)
CA3130MZ
(3130MZ) (Note)
CA3130MZ96
(3130MZ)
those of the CA3130.
PART NO.
(BRAND)
RANGE (
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
TEMP.
o
C)
®
8 Ld PDIP
8 Ld SOIC
8 Ld SOIC
Tape and Reel
8 Ld SOIC
(Pb-free)
8 Ld SOIC
Tape and Reel (Pb-free)
8 Ld PDIP
8 Ld PDIP*
(Pb-free)
8 Ld SOIC
8 Ld SOIC
Tape and Reel
8 Ld SOIC
(Pb-free)
8 Ld SOIC
Tape and Reel (Pb-free)
1
PACKAGE
Data Sheet
E8.3
M8.15
M8.15
M8.15
M8.15
E8.3
E8.3
M8.15
M8.15
M8.15
M8.15
DWG. #
1-888-INTERSIL or 1-888-468-3774
PKG.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• MOSFET Input Stage Provides:
• Ideal for Single-Supply Applications
• Common-Mode Input-Voltage Range Includes
• CMOS Output Stage Permits Signal Swing to Either (or
• Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
• Ground-Referenced Single Supply Amplifiers
• Fast Sample-Hold Amplifiers
• Long-Duration Timers/Monostables
• High-Input-Impedance Comparators
• High-Input-Impedance Wideband Amplifiers
• Voltage Followers (e.g. Follower for Single-Supply D/A
• Voltage Regulators (Permits Control of Output Voltage
• Peak Detectors
• Single-Supply Full-Wave Precision Rectifiers
• Photo-Diode Sensor Amplifiers
Pinout
- Very High Z
- Very Low I
Negative Supply Rail; Input Terminals can be Swung 0.5V
Below Negative Supply Rail
both) Supply Rails
(Ideal Interface with Digital CMOS)
Converter)
Down to 0V)
. . . . . . . . . . . . . . . . . . . . . .= 2pA (Typ) at 5V Operation
August 1, 2005
All other trademarks mentioned are the property of their respective owners.
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
NON-INV.
OFFSET
INPUT
INPUT
I
NULL
Copyright Intersil Americas Inc. 2002, 2005. All Rights Reserved
I
. . . . . . . . . . . . . 5pA (Typ) at 15V Operation
INV.
= 1.5 TΩ (1.5 x 10
V-
CA3130, CA3130A
1
2
3
4
CA3130, CA3130A
(PDIP, SOIC)
TOP VIEW
+
-
12
8
7
6
5
Ω) (Typ)
STROBE
V+
OUTPUT
OFFSET
NULL
FN817.6

Related parts for CA3130EZ

CA3130EZ Summary of contents

Page 1

... Ld SOIC (3130AZ) (Note) (Pb-free) CA3130AMZ96 -55 to 125 8 Ld SOIC (3130AZ) (Note) Tape and Reel (Pb-free) CA3130E -55 to 125 8 Ld PDIP CA3130EZ -55 to 125 8 Ld PDIP* (Note) (Pb-free) CA3130M -55 to 125 8 Ld SOIC (3130) CA3130M96 -55 to 125 8 Ld SOIC ...

Page 2

Absolute Maximum Ratings DC Supply Voltage (Between V+ And V- Terminals .16V Differential Input Voltage . . . . . . . . . . . . . . . . ...

Page 3

Electrical Specifications Typical Values Intended Only for Design Guidance, V Unless Otherwise Specified PARAMETER Input Offset Voltage Adjustment Range Input Resistance Input Capacitance Equivalent Input Noise Voltage Open Loop Unity Gain Crossover Frequency (For Unity Gain Stability ≥47pF Required.) Slew ...

Page 4

Schematic Diagram CURRENT SOURCE FOR BIAS CIRCUIT 8. 40kΩ 5kΩ INPUT STAGE NON-INV. INPUT 3 + ...

Page 5

CA3130 200µA 200µA 1.35mA BIAS CKT ≈ ≈ 5X INPUT A 6000X COMPENSATION (WHEN REQUIRED) OFFSET NULL NOTES: 6. Total supply voltage (for indicated voltage gains) = 15V ...

Page 6

Input Current Variation with Common Mode Input Voltage As shown in the Table of Electrical Specifications, the input current for the CA3130 Series Op Amps is typically 5pA 25oC when Terminals 2 and 3 are at a ...

Page 7

T = 125 C FOR TO-5 PACKAGES A 6 DIFFERENTIAL DC VOLTAGE (ACROSS TERMINALS 2 AND OUTPUT STAGE TOGGLED DIFFERENTIAL DC VOLTAGE (ACROSS TERMINALS 2 AND ...

Page 8

1MΩ ...

Page 9

C = 56pF C 2kΩ BW (-3dB) = 4MHz 0.1µ 10V/µs Top Trace: Output Center Trace: Input FIGURE 8A. SMALL-SIGNAL RESPONSE (50mV/DIV., 200ns/DIV.) Top ...

Page 10

LSB CD4007A “SWITCHES” 806K 402K 200K 806K 1% VOLTAGE 62 REGULATOR +15V 1 2 +10.010V CA3085 8 3 22.1k ...

Page 11

INPUT; P-P +7.5V BW (-3dB) = 1.3MHz 0.3V INPUT; P-P 0.01µF BW (-3dB) = 240kHz 10kΩ CA3130 1N914 4 0.01µF -7.5V 2kΩ FIGURE 12A. PEAK POSITIVE DETECTOR CIRCUIT IC 3 CA3086 10 11 ...

Page 12

INPUT IC 2 CA3086 10 1kΩ 62kΩ - REGULATION (NO LOAD TO FULL LOAD): <0.005% INPUT ...

Page 13

The heart of the frequency-determining system is an operational-transconductance-amplifier (OTA) (see Note 10 operated as a voltage-controlled current-source. The 1 output current applied directly to the integrating O capacitor the feedback ...

Page 14

CA3130 2kΩ INPUT 2 1µ 48dB V(CL) LARGE SIGNAL BW (-3 dB) = 50kHz 510kΩ NOTES: 11. Transistors and 12. See file ...

Page 15

Typical Performance Curves 17.5 ∞ LOAD RESISTANCE = 12.5 OUTPUT VOLTAGE BALANCED = V+/ 7.5 5 OUTPUT VOLTAGE HIGH = V+ OR LOW = V- 2 ...

Page 16

Dual-In-Line Plastic Packages (PDIP INDEX N/2 AREA -B- -A- D BASE PLANE -C- SEATING PLANE 0.010 (0.25 NOTES: 1. Controlling Dimensions: INCH. In case of conflict between ...

Page 17

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...

Related keywords