IC OPAMP CHOP R-R 350KHZ 8MSOP

OPA2333AIDGKTG4

Manufacturer Part NumberOPA2333AIDGKTG4
DescriptionIC OPAMP CHOP R-R 350KHZ 8MSOP
ManufacturerTexas Instruments
OPA2333AIDGKTG4 datasheet
 


Specifications of OPA2333AIDGKTG4

Amplifier TypeChopper (Zero-Drift)Number Of Circuits2
Output TypeRail-to-RailSlew Rate0.16 V/µs
Gain Bandwidth Product350kHzCurrent - Input Bias70pA
Voltage - Input Offset2µVCurrent - Supply17µA
Current - Output / Channel5mAVoltage - Supply, Single/dual (±)1.8 V ~ 5.5 V, ±0.9 V ~ 2.75 V
Operating Temperature-40°C ~ 125°CMounting TypeSurface Mount
Package / Case8-MSOP, Micro8™, 8-uMAX, 8-uSOP,Number Of Channels2
Voltage Gain Db130 dBCommon Mode Rejection Ratio (min)106 dB
Input Offset Voltage0.01 mVOperating Supply Voltage3 V, 5 V
Maximum Operating Temperature+ 125 CMounting StyleSMD/SMT
Maximum Dual Supply Voltage+/- 2.75 VMinimum Operating Temperature- 40 C
Lead Free Status / RoHS StatusLead free / RoHS Compliant-3db Bandwidth-
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
Page 12/27

Download datasheet (2Mb)Embed
PrevNext
OPA333
OPA2333
SBOS351C – MARCH 2006 – REVISED MAY 2007
DFN PACKAGE
The OPA2333 is offered in an DFN-8 package (also
known as SON). The DFN is a QFN package with
lead contacts on only two sides of the bottom of the
package. This leadless package maximizes board
space
and
enhances
thermal
characteristics through an exposed pad.
DFN packages are physically small, have a smaller
routing area, improved thermal performance, and
improved
electrical
parasitics.
absence of external leads eliminates bent-lead
issues.
The DFN package can be easily mounted using
standard printed circuit board (PCB) assembly
techniques. See Application Note QFN/SON PCB
Attachment (SLUA271) and Application Report Quad
Flatpack No-Lead Logic Packages (SCBA017), both
available for download at www.ti.com.
The exposed leadframe die pad on the bottom of
the package should be connected to V– or left
unconnected.
12
DFN LAYOUT GUIDELINES
The exposed leadframe die pad on the DFN package
should be soldered to a thermal pad on the PCB. A
mechanical drawing showing an example layout is
attached at the end of this data sheet. Refinements
and
electrical
to this layout may be necessary based on assembly
process requirements. Mechanical drawings located
at the end of this data sheet list the physical
dimensions for the package and pad. The five holes
in the landing pattern are optional, and are intended
Additionally,
the
for use with thermal vias that connect the leadframe
die pad to the heatsink area on the PCB.
Soldering the exposed pad significantly improves
board-level reliability during temperature cycling, key
push, package shear, and similar board-level tests.
Even
with
dissipation, the exposed pad must be soldered to the
PCB to provide structural integrity and long-term
reliability.
Submit Documentation Feedback
www.ti.com
applications
that
have
low-power