IC REG LDO ADJ 500MA 8-SOIC

ADP3334ARZ

Manufacturer Part NumberADP3334ARZ
DescriptionIC REG LDO ADJ 500MA 8-SOIC
ManufacturerAnalog Devices Inc
SeriesanyCAP®
ADP3334ARZ datasheet
 

Specifications of ADP3334ARZ

Design ResourcesBroadband Low EVM Direct Conversion Transmitter (CN0134) Broadband Low EVM Direct Conversion Transmitter Using LO Divide-by-2 Modulator (CN0144)Regulator TopologyPositive Adjustable
Voltage - Output1.5 ~ 10 VVoltage - Input2.6 ~ 11 V
Voltage - Dropout (typical)0.2V @ 500mANumber Of Regulators1
Current - Output500mAOperating Temperature-40°C ~ 85°C
Mounting TypeSurface MountPackage / Case8-SOIC (3.9mm Width)
Primary Input Voltage11VOutput Voltage Adjustable Range1.5V To 10V
Dropout Voltage Vdo200mVNo. Of Pins8
Output Current500mAOperating Temperature Range-40°C To +85°C
Lead Free Status / RoHS StatusLead free / RoHS CompliantCurrent - Limit (min)-
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
Page 6/12

Download datasheet (468Kb)Embed
PrevNext
ADP3334
THEORY OF OPERATION
The new anyCAP LDO ADP3334 uses a single control loop for
regulation and reference functions. The output voltage is sensed
by a resistive voltage divider consisting of R1 and R2 that is
varied to provide the available output voltage option. Feedback
is taken from this network by way of a series diode (D1) and a
second resistor divider (R3 and R4) to the input of an amplifier.
INPUT
ATTENUATION
(V
Q1
BANDG AP
COMPENSATION
CAPACITOR
R3
PTAT
NONINVERTING
V
g
OS
WIDEBAND
m
PTAT
DRIVER
CURRENT
R4
ADP3334
GND
Figure 2. Functional Block Diagram
A very high gain error amplifier is used to control this loop. The
amplifier is constructed in such a way that equilibrium pro-
duces a large, temperature-proportional input, “offset voltage”
that is repeatable and very well controlled. The temperature-
proportional offset voltage is combined with the complementary
diode voltage to form a “virtual band gap” voltage, implicit in
the network although it never appears explicitly in the circuit.
Ultimately, this patented design makes it possible to control
the loop with only one amplifier. This technique also improves
the noise characteristics of the amplifier by providing more
flexibility on the trade-off of noise sources that leads to a low
noise design.
The R1, R2 divider is chosen in the same ratio as the band gap
voltage to the output voltage. Although the R1, R2 resistor divider
is loaded by the diode D1 and a second divider consisting of R3
and R4, the values can be chosen to produce a temperature stable
output. This unique arrangement specifically corrects for the
loading of the divider, thus avoiding the error resulting from
base current loading in conventional circuits.
The patented amplifier controls a new and unique noninverting
driver that drives the pass transistor, Q1. The use of this special
noninverting driver enables the frequency compensation to
include the load capacitor in a pole-splitting arrangement to
achieve reduced sensitivity to the value, type, and ESR of the
load capacitance.
Most LDOs place very strict requirements on the range of ESR
values for the output capacitor because they are difficult to stabilize
due to the uncertainty of load capacitance and resistance. More-
over, the ESR value, required to keep conventional LDOs stable,
changes depending on load and temperature. These ESR limita-
tions make designing with LDOs more difficult because of their
unclear specifications and extreme variations over temperature.
With the ADP3334 anyCAP LDO, this is no longer true. It can
be used with virtually any good quality capacitor, with no con-
straint on the minimum ESR. This innovative design allows the
circuit to be stable with just a small 1 mF capacitor on the out-
put. Additional advantages of the pole-splitting scheme include
superior line noise rejection and very high regulator gain, which
lead to excellent line and load regulation. An impressive ±1.8%
accuracy is guaranteed over line, load, and temperature.
Additional features of the circuit include current limit and ther-
mal shutdown.
APPLICATION INFORMATION
Output Capacitor
OUTPUT
As with any micropower device, output transient response is a
function of the output capacitance. The ADP3334 is stable with
/ V
)
OUT
R1
a wide range of capacitor values, types, and ESR (anyCAP).
C
A capacitor as low as 1 µF is all that is needed for stability;
LOAD
D1
(a)
FB
larger capacitors can be used if high output current surges are
anticipated. The ADP3334 is stable with extremely low ESR
R
LOAD
capacitors (ESR
R2
(MLCC) or OSCON. Note that the effective capacitance of some
capacitor types may fall below the minimum over the operating
temperature range or with the application of a dc voltage.
Input Bypass Capacitor
An input bypass capacitor is not strictly required but is advisable
in any application involving long input wires or high source
impedance. Connecting a 1 µF capacitor from IN to ground
reduces the circuit’s sensitivity to PC board layout. If a larger
value output capacitor is used, then a larger value input capaci-
tor is also recommended.
Noise Reduction Capacitor
A noise reduction capacitor (C
output and the feedback pin to further reduce the noise by
6 dB to 10 dB (TPC 18). Low leakage capacitors in the 100 pF
to 1 nF range provide the best performance. Since the feedback
pin (FB) is internally connected to a high impedance node, any
connection to this node should be carefully done to avoid noise
pickup from external sources. The pad connected to this pin
should be as small as possible, and long PC board traces are not
recommended.
When adding a noise reduction capacitor, maintain a mini-
mum load current of 1 mA when not in shutdown.
It is important to note that as C
will be delayed. With C
on the order of several milliseconds.
V
IN
C
IN
1 F
Output Voltage
The ADP3334 has an adjustable output voltage that can be set
by an external resistor divider. The output voltage will be divided
by R1 and R2 and then fed back to the FB pin.
–6–
0), such as multilayer ceramic capacitors
) can be placed between the
NR
increases, the turn-on time
NR
values of 1 nF, this delay may be
NR
ADP3334
I N
OUT
I N
OUT
C
R1
NR
C
FB
1 F
SD
GND
R2
OFF
ON
Figure 3. Typical Application Circuit
V
OUT
OUT
REV. B