L5150CJTR STMicroelectronics, L5150CJTR Datasheet

Page 1

... Internal = -40 °C to 150 °C) j temperature protection disables the voltage regulator output. In addition, only low-value ceramic capacitor on output is required for stability. Tube L5150CJ L5150CS Doc ID 15542 Rev 11 L5150CJ L5150CS SO-8 PowerSSO-12 Order codes Tape & reel L5150CJTR L5150CSTR 1/34 www.st.com 1 ...

Page 2

Contents Contents 1 Block diagram and pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 Electrical specifications ...

Page 3

L5150CJ / L5150CS List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 4

List of figures List of figures Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

L5150CJ / L5150CS 1 Block diagram and pins description Figure 1. Block diagram Figure 2. Configuration diagram (top view) Block diagram and pins description Doc ID 15542 Rev 11 5/34 ...

Page 6

Block diagram and pins description Table 2. Pins description PowerSSO-12 Pin name R es_Adj GND TAB 6/34 SO-8 pin # pin # Reset ...

Page 7

... These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality documents. Table 3. ...

Page 8

Electrical specifications 2.2 Thermal data Table 4. Thermal data Symbol R Thermal resistance junction to case: thj-case R Thermal resistance junction to lead: thj-lead (1) R Thermal resistance junction to ambient: thj-amb 1. PowerSSO-12: The values quoted are for PCB ...

Page 9

L5150CJ / L5150CS Table 5. General (continued) Pin Symbol qn_1 qn_150 w_hy 1. Measured Output Current when the output voltage has dropped 100 mV from ...

Page 10

Electrical specifications Table 6. Reset (continued) Pin Symbol Table 7. Early warning Pin Symbol EWi_thl EWi_thh EWi_thhyst EWi_lkg EW R ...

Page 11

L5150CJ / L5150CS 2.4 Electrical characteristics curves Figure 3. Output voltage vs. T Figure 5. Drop voltage vs. output current Figure 7. Current consumption vs. output current (at light load condition) Figure 4. j Figure 6. Figure 8. Doc ID ...

Page 12

Electrical specifications Figure 9. Current consumption vs. input voltage ( mA) Figure 11. Current limitation vs. input voltage Figure 12. Short-circuit current vs. T Figure 13. Short-circuit current vs. input voltage 12/34 Figure 10. Current limitation vs. T ...

Page 13

L5150CJ / L5150CS Figure 15. V vs. T Rlth j Figure 17. V vs. T EWi_thl j Figure 19 Figure 16. V EWi_thh Figure 18 Figure 20. PSRR Doc ID 15542 ...

Page 14

Application information 3 Application information 3.1 Voltage regulator The voltage regulator uses a p-channel mos transistor as a regulating element. With this structure a very low dropout voltage at current up to 150 mA is obtained. The output voltage is ...

Page 15

L5150CJ / L5150CS Figure 22. Stability region 1. The curve which describes the minimum ESR is derived from characterization data on the regulator with connected ceramic capacitors which feature low ESR values (at 100 kHz). Any capacitor with further lower ...

Page 16

Application information 3.2 Reset The reset circuit monitors the output voltage V V then R goes low with a delay time (t o_th es than V then R o_th oscillator. The oscillator period is given by: Equation 1 where: I ...

Page 17

L5150CJ / L5150CS Reset pulse delay T Equation 2 The Output Voltage Reset threshold can be adjusted via an external voltage divider R (R connected between the following formula: Equation 3 The Output Voltage Reset threshold can ...

Page 18

Application information 3.3 Early warning This circuit compares the 2.5 V). The use of an external voltage divider makes the comparator very flexible in the application. This function can be used to supervise the supply input voltage either before or ...

Page 19

L5150CJ / L5150CS 4 Package and PCB thermal data 4.1 PowerSSO-12 thermal data Figure 26. PowerSSO-12 PC board 1. Layout condition of R FR4 area = mm, PCB thickness = 1.6 mm, Cu thickness = 70 ...

Page 20

Package and PCB thermal data Figure 28. PowerSSO-12 thermal impedance junction ambient single pulse Equation 4: pulse calculation formula where δ Figure 29. Thermal fitting model of Vreg in PowerSSO-12 20/34 ⋅ δ δ ...

Page 21

L5150CJ / L5150CS Table 8. PowerSSO-12 thermal parameter Area (cm R1 (°K/W) R2 (°K/W) R3 (°K/W) R4 (°K/W) R5 (°K/W) R6 (°K/W) C1 (W.s/°K) C2 (W.s/°K) C3 (W.s/°K) C4 (W.s/°K) C5 (W.s/°K) C6 (W.s/° Footprint 1.53 3.21 5.2 ...

Page 22

Package and PCB thermal data 4.2 SO-8 thermal data Figure 30. SO-8 PC board 1. Layout condition of R FR4 area = mm, PCB thickness = 2 mm, Cu thickness = 35 µm (front and back ...

Page 23

L5150CJ / L5150CS Figure 32. SO-8 thermal impedance junction ambient single pulse Equation 5: pulse calculation formula where δ Figure 33. Thermal fitting model of V Package and PCB thermal data ⋅ δ δ ...

Page 24

Package and PCB thermal data Table 9. SO-8 thermal parameter Area (cm R1 (°K/W) R2 (°K/W) R3 (°K/W) R4 (°K/W) R5 (°K/W) R6 (°K/W) C1 (W.s/°K) C2 (W.s/°K) C3 (W.s/°K) C4 (W.s/°K) C5 (W.s/°K) C6 (W.s/°K) 24/ Footprint ...

Page 25

L5150CJ / L5150CS 5 Package and packing information ® 5.1 ECOPACK In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and ...

Page 26

Package and packing information Table 10. PowerSSO-12 mechanical data Symbol ddd 26/34 Millimeters Min. Typ. 1.250 0.000 1.100 0.230 0.190 4.800 3.800 0.800 5.800 0.250 0.400 ...

Page 27

L5150CJ / L5150CS 5.3 SO-8 package information Figure 35. SO-8 package dimensions Package and packing information Doc ID 15542 Rev 11 GAPGCFT00145 27/34 ...

Page 28

Package and packing information Table 11. SO-8 mechanical data Symbol ( ( ccc 1. Dimensions D does not include mold flash, protrusions or gate burrs. Mold flash, ...

Page 29

L5150CJ / L5150CS 5.4 PowerSSO-12 packing information Figure 36. PowerSSO-12 tube shipment (no suffix) A Figure 37. PowerSSO-12 tape and reel shipment (suffix “TR”) Tape dimensions According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986 Tape width ...

Page 30

Package and packing information 5.5 SO-8 packing information Figure 38. SO-8 tube shipment (no suffix) Figure 39. SO-8 tape and reel shipment (suffix “TR”) Tape dimensions According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986 Tape width ...

Page 31

L5150CJ / L5150CS 6 Revision history Table 12. Document revision history Date 09-Aug-2007 06-Mar-2008 09-May-2008 13-Oct-2008 23-Oct-2008 Revision 1 Initial release. Updated Table 5.: General: – changed o_ref line – added notes to Ilim and Vdp parameters ...

Page 32

Revision history Table 12. Document revision history (continued) Date 16-Apr-2009 32/34 Revision Updated corporate template from Updated Figure 2: Configuration diagram (top view) Table 2: Pins description – Added new row Table 3: Absolute maximum ratings – ...

Page 33

L5150CJ / L5150CS Table 12. Document revision history (continued) Date 09-Jun-2009 04-Dec-2009 26-Mar-2010 12-Apr-2010 14-Mar-2011 Revision Changed document title Table 5: General – added test condition oth_H oth_L Updated Figure 4: Output voltage vs. V Section ...

Page 34

... Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...