DSP56303VL100 Freescale Semiconductor, DSP56303VL100 Datasheet - Page 33

IC DSP 24BIT 100MHZ 196-MAPBGA

DSP56303VL100

Manufacturer Part Number
DSP56303VL100
Description
IC DSP 24BIT 100MHZ 196-MAPBGA
Manufacturer
Freescale Semiconductor
Series
DSP563xxr
Type
Fixed Pointr
Datasheet

Specifications of DSP56303VL100

Interface
Host Interface, SSI, SCI
Clock Rate
100MHz
Non-volatile Memory
ROM (576 B)
On-chip Ram
24kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
196-MAPBGA
Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
100MHz
Mips
100
Device Input Clock Speed
100MHz
Ram Size
24KB
Program Memory Size
Not RequiredKB
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Package
196MA-BGA
Maximum Speed
100 MHz
Device Million Instructions Per Second
100 MIPS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
Part Number:
DSP56303VL100
Manufacturer:
FREESCALE
Quantity:
672
Part Number:
DSP56303VL100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VL100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
Notes:
No.
111
112
113
114
115
116
117
118
119
WR deassertion to data high impedance
Previous RD deassertion to data active (write)
RD deassertion time
WR deassertion time
Address valid to RD assertion
RD assertion pulse width
RD deassertion to address not valid
TA setup before RD or WR deassertion
TA hold after RD or WR deassertion
1.
2.
3.
4.
5.
WS is the number of wait states specified in the BCR. An expression is used to compute the number listed as the minimum or
maximum value, as appropriate.
Timings 100, 107 are guaranteed by design, not tested.
All timings for 100 MHz are measured from 0.5 × Vcc to 0.5 × Vcc.
Timing 118 is relative to the deassertion edge of RD or WR even if TA remains asserted.
V
CC
= 3.3 V ± 0.3 V; T
Characteristics
Table 2-8.
J
= –40°C to +100°C, C
4
DSP56303 Technical Data, Rev. 11
SRAM Read and Write Accesses (Continued)
L
= 50 pF
Symbol
(WS + 0.25) × T
1.25 × TC + 0.2
0.25 × T
2.25 × T
1.25 × T
2.25 × T
3.25 × T
0.25 × T
0.75 × T
1.75 × T
2.75 × T
1.25 × T
2.25 × T
Expression
0.25 × T
0.5 × T
2.5 × T
3.5 × T
0.5 × T
[1 ≤ WS ≤ 3]
[4 ≤ WS ≤ 7]
[2 ≤ WS ≤ 3]
[4 ≤ WS ≤ 7]
[1 ≤ WS ≤ 3]
[4 ≤ WS ≤ 7]
[1 ≤ WS ≤ 3]
[4 ≤ WS ≤ 7]
[1 ≤ WS ≤ 3]
[4 ≤ WS ≤ 7]
[WS > 8]
[WS > 8]
[WS ≥ 8]
[WS = 1]
[WS ≥ 8]
[WS ≥ 8]
T
C
− 4.0
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
− 4.0
− 4.0
− 4.0
− 4.0
+ 0.2
+ 2.0
+ 0.2
– 4.0
– 4.0
– 4.0
− 4.0
− 4.0
− 4.0
− 2.0
− 2.0
− 2.0
C
1
− 4.0
AC Electrical Characteristics
Min
18.5
28.5
13.5
23.5
21.0
31.0
10.5
20.5
8.5
3.5
1.0
6.0
1.0
8.5
0.5
4.5
0
100 MHz
Max
12.7
22.7
2.7
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2-13

Related parts for DSP56303VL100