DSP56303VL100 Freescale Semiconductor, DSP56303VL100 Datasheet - Page 5

IC DSP 24BIT 100MHZ 196-MAPBGA

DSP56303VL100

Manufacturer Part Number
DSP56303VL100
Description
IC DSP 24BIT 100MHZ 196-MAPBGA
Manufacturer
Freescale Semiconductor
Series
DSP563xxr
Type
Fixed Pointr
Datasheet

Specifications of DSP56303VL100

Interface
Host Interface, SSI, SCI
Clock Rate
100MHz
Non-volatile Memory
ROM (576 B)
On-chip Ram
24kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
196-MAPBGA
Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
100MHz
Mips
100
Device Input Clock Speed
100MHz
Ram Size
24KB
Program Memory Size
Not RequiredKB
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Package
196MA-BGA
Maximum Speed
100 MHz
Device Million Instructions Per Second
100 MIPS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
Part Number:
DSP56303VL100
Manufacturer:
FREESCALE
Quantity:
672
Part Number:
DSP56303VL100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VL100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Signals/Connections
The DSP56303 input and output signals are organized into functional groups as shown in Table 1-1. Figure 1-1
diagrams the DSP56303 signals by functional group. The remainder of this chapter describes the signal pins in
each functional group.
Note: This chapter refers to a number of configuration registers used to select individual multiplexed signal
Freescale Semiconductor
Power (V
Ground (GND)
Clock
PLL
Address bus
Data bus
Bus control
Interrupt and mode control
Host interface (HI08)
Enhanced synchronous serial interface (ESSI)
Serial communication interface (SCI)
Timer
OnCE/JTAG Port
Notes:
functionality. Refer to the DSP56303 User’s Manual for details on these configuration registers.
CC
1.
2.
3.
4.
5.
)
Port A signals define the external memory interface port, including the external address bus, data bus, and control signals.
Port B signals are the HI08 port signals multiplexed with the GPIO signals.
Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals.
Port E signals are the SCI port signals multiplexed with the GPIO signals.
There are 2 signal connections in the TQFP package and 7 signal connections in the MAP-BGA package that are not used.
These are designated as no connect (NC) in the package description (see Chapter 3).
Table 1-1.
Functional Group
DSP56303 Technical Data, Rev. 11
DSP56303 Functional Signal Groupings
Ports C and D
Port A
Port B
Port E
1
2
4
3
TQFP
Number of Signals
18
19
18
24
13
16
12
2
3
5
3
3
6
MAP-BGA
18
66
18
24
13
16
12
2
3
5
3
3
6
1
1-1

Related parts for DSP56303VL100