AD8313ARM Analog Devices Inc, AD8313ARM Datasheet - Page 11

IC LOGARTIHMIC AMP 70DB 8-MSOP

AD8313ARM

Manufacturer Part Number
AD8313ARM
Description
IC LOGARTIHMIC AMP 70DB 8-MSOP
Manufacturer
Analog Devices Inc
Type
Logarithmic Ampr
Datasheet

Specifications of AD8313ARM

Rohs Status
RoHS non-compliant
Frequency
100MHz ~ 2.5GHz
Rf Type
RADAR, 802.11/Wi-Fi, 8.2.16/WiMax, Wireless LAN
Input Range
-65dBm ~ 0dBm
Accuracy
±1dB
Voltage - Supply
2.7 V ~ 5.5 V
Current - Supply
13.7mA
Package / Case
8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
Number Of Channels
1
Number Of Elements
8
Power Supply Requirement
Single
Voltage Gain Db
84dB
Input Resistance
0.0009@5VMohm
Input Bias Current
10@5VnA
Single Supply Voltage (typ)
3/5V
Dual Supply Voltage (typ)
Not RequiredV
Power Dissipation
200mW
Rail/rail I/o Type
Rail to Rail Output
Single Supply Voltage (min)
2.7V
Single Supply Voltage (max)
5.5V
Dual Supply Voltage (min)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
8
Package Type
MSOP
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD8313ARM
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD8313ARM
Manufacturer:
NAIS
Quantity:
5 510
Part Number:
AD8313ARM
Manufacturer:
AD
Quantity:
4 130
Part Number:
AD8313ARM
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8313ARM-REEL
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD8313ARM-REEL
Manufacturer:
LT
Quantity:
5 510
Part Number:
AD8313ARM-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8313ARM-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8313ARM-REEL7
Manufacturer:
ADI
Quantity:
19 062
Part Number:
AD8313ARMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8313ARMZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8313ARMZ-REEL7
Manufacturer:
ADI
Quantity:
12 608
CIRCUIT DESCRIPTION
The AD8313 is an 8-stage logarithmic amplifier, specifically
designed for use in RF measurement and power amplifier
control applications at frequencies up to 2.5 GHz. A block
diagram is shown in Figure 22. For a detailed description of
log amp theory and design principles, refer to the AD8307
data sheet.
VPOS
VPOS
A fully differential design is used. Inputs INHI and INLO
(Pins 2 and 3) are internally biased to approximately 0.75 V
below the supply voltage, and present a low frequency impedance
of nominally 900 Ω in parallel with 1.1 pF. The noise spectral
density referred to the input is 0.6 nV/√Hz, equivalent to a
voltage of 35 V rms in a 3.5 GHz bandwidth, or a noise power of
−76 dBm re: 50 Ω. This sets the lower limit to the dynamic range;
the Applications section shows how to increase the sensitivity
by using a matching network or input transformer. However, the
low end accuracy of the AD8313 is enhanced by specially shaping
the demodulation transfer characteristic to partially compensate
for errors due to internal noise.
Each of the eight cascaded stages has a nominal voltage gain of
8 dB and a bandwidth of 3.5 GHz. Each stage is supported by
precision biasing cells that determine this gain and stabilize it
against supply and temperature variations. Since these stages are
direct-coupled and the dc gain is high, an offset compensation
loop is included. The first four stages and the biasing system are
powered from Pin 4, while the later stages and the output inter-
faces are powered from Pin 1. The biasing is controlled by a logic
interface PWDN (Pin 5); this is grounded for normal operation,
but may be taken high (to V
is at V
within 1.8 µs.
Each amplifier stage has a detector cell associated with its
output. These nonlinear cells perform an absolute value (full-
wave rectification) function on the differential voltages along
this backbone in a transconductance fashion; their outputs are
in current-mode form and are thus easily summed. A ninth
detector cell is added at the input of the AD8313. Since the
midrange response of each of these nine detector stages is
INLO
INHI
1
2
3
4
POS
/2 and the biasing functions are enabled and disabled
8dB
EIGHT 8dB 3.5GHz AMPLIFIER STAGES
AD8313
+
CONTROL
NINE DETECTOR CELLS
SLOPE
8dB
Figure 22. Block Diagram
+
S
) to disable the chip. The threshold
REFERENCE
8dB
BAND GAP
+
8dB
+
INTERCEPT
CONTROL
LP
GAIN
BIAS
+
I→V
C
V→I
INT
8
7
6
5
VOUT
VSET
COMM
PWDN
Rev. D | Page 11 of 24
separated by 8 dB, the overall dynamic range is about 72 dB
(Figure 23). The upper end of this range is determined by the
capacity of the first detector cell, and occurs at approximately
0 dBm. The practical dynamic range is over 70 dB to the ±3 dB
error points. However, some erosion of this range can occur at
temperature and frequency extremes. Useful operation to over
3 GHz is possible, and the AD8313 remains serviceable at
10 MHz, needing only a small amount of additional ripple
filtering.
The fluctuating current output generated by the detector cells,
with a fundamental component at twice the signal frequency, is
filtered first by a low-pass section inside each cell, and then by
the output stage. The output stage converts these currents to a
voltage, V
filter exhibits a 2-pole response with a corner at approximately
12 MHz and full-scale rise time (10% to 90%) of 40 ns. The
residual output ripple at an input frequency of 100 MHz has an
amplitude of under 1 mV. The output can drive a small resistive
load; it can source currents of up to 400 µA, and sink up to
10 mA. The output is stable with any capacitive load, though
settling time could be impaired. The low frequency incremental
output impedance is approximately 0.2 Ω.
In addition to its use as an RF power measurement device (that
is, as a logarithmic amplifier), the AD8313 may also be used in
controller applications by breaking the feedback path from
VOUT to VSET (Pin 7), which determines the slope of the
output (nominally 18 mV/dB). This pin becomes the setpoint
input in controller modes. In this mode, the voltage V
remains close to ground (typically under 50 mV) until the
decibel equivalent of the voltage V
when V
(see the Operating in Controller Mode section). The logarithmic
intercept is nominally positioned at −100 dBm (re: 50 Ω); this is
effective in both the log amp mode and the controller mode.
Figure 23. Typical RSSI Response and Error vs. Input Power at 1.9 GHz
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
–90
OUT
OUT
makes a rapid transition to a voltage close to V
–80
, at VOUT (Pin 8), which can swing rail-to-rail. The
INTERCEPT = –100dBm
–70
INPUT AMPLITUDE (dBm)
–60
–50
–40
SET
SLOPE = 18mV/dB
is reached at the input,
–30
–20
–10
AD8313
OUT
0
5
4
3
2
1
0
–1
–2
–3
–4
–5
POS

Related parts for AD8313ARM