TDA5230 Infineon Technologies, TDA5230 Datasheet - Page 129

no-image

TDA5230

Manufacturer Part Number
TDA5230
Description
IC RECEIVER ASK/FSK 28-TSSOP
Manufacturer
Infineon Technologies
Type
Receiverr
Datasheet

Specifications of TDA5230

Package / Case
28-TSSOP
Frequency
433MHz ~ 450MHz, 865MHz ~ 868MHz
Sensitivity
-111dBm
Data Rate - Maximum
20 kbps
Modulation Or Protocol
ASK, FSK
Applications
RKE, TPM, Security Systems
Current - Receiving
8mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
3 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Operating Frequency
870 MHz
Operating Supply Voltage
3.3 V, 5 V
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
SP000076520
TDA5230
TDA5230INTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA5230
Manufacturer:
INF
Quantity:
9 999
Part Number:
TDA5230
Manufacturer:
NICHICON
Quantity:
5 192
Part Number:
TDA5230
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230
Quantity:
4 800
Part Number:
TDA5230C3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230C3
Quantity:
50
SPIAT:
ADDR:
SPIDT:
ADDR:
Read FIFO
Figure 68
To read the FIFO, the chip must be selected first. Therefore, the master must set the
NCS line to low. After this, the instruction byte is shifted in on SDI and stored in the
internal instruction register. The data bits of the FIFO are then shifted out on SDO. The
following byte is a status word that contains the number of valid bits in the data packet.
After completing the read operation, the master sets the NCS line to high.
Instruction Set
Data Sheet
7:0
7:0
Bit R/W Description
Bit R/W Description
Instruction
WR
RD
RDF
NCS
SCK
SDO
SDI
high impedance Z
R
R
0x00
0x01
I7
SPI Address Tracer
SPI Data Tracer
1
I6
Instruction
Address Tracer Register
Data Tracer Register
Read FIFO
I1
I0
8
D0
1
D1
32 FIFO Bits
Description
Write to chip
Read from chip
Read FIFO from chip
Frame
D30 D31
32
S7
1
S6
Status Word
S1
S0
8
125
I7
1
I6
Instruction
I1
I0
8
D0
1
D1
32 FIFO Bits
Frame
0000 0010
Instruction Format
0000 0011
0000 0100
D30 D31
Functional Description
32
S7
Reset Value: 0x00
1
Reset Value: 0x00
Version 4.0, 2007-06-01
S6
Status Word
S1
S0
8
TDA523x

Related parts for TDA5230