EM357-RTR Ember, EM357-RTR Datasheet - Page 86

IC RF TXRX ZIGBEE 192KB 48QFN

EM357-RTR

Manufacturer Part Number
EM357-RTR
Description
IC RF TXRX ZIGBEE 192KB 48QFN
Manufacturer
Ember
Datasheets

Specifications of EM357-RTR

Frequency
2.4GHz
Data Rate - Maximum
250kbps
Modulation Or Protocol
802.15.4 Zigbee
Applications
General Purpose
Power - Output
5dBm
Sensitivity
-100dBm
Voltage - Supply
2.1 V ~ 3.6 V
Current - Receiving
26mA
Current - Transmitting
31mA
Data Interface
PCB, Surface Mount
Memory Size
192kB Flash, 12kB RAM
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
48-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
636-1011-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EM357-RTR
Manufacturer:
SILICON
Quantity:
3 000
Part Number:
EM357-RTR
Manufacturer:
SILICON
Quantity:
20 000
Part Number:
EM357-RTR
0
Company:
Part Number:
EM357-RTR
Quantity:
6 000
SCx_SPICFG
SC1_SPICFG
SPI Configuration Register
SC2_SPICFG
SPI Configuration Register
Bitname
SC_SPIRXDRV
SC_SPIMST
SC_SPIRPT
SC_SPIORD
SC_SPIPHA
SC_SPIPOL
31
23
15
0
0
0
7
0
30
22
14
6
0
0
0
0
Bitfield
[5]
[4]
[3]
[2]
[1]
[0]
SC_SPIRXDRV
29
21
13
5
0
0
0
Access
RW
RW
RW
RW
RW
RW
0: Most significant bit first.
1: Least significant bit first.
Clock phase configuration: clear this bit to sample on the leading (first edge) and set this
bit to sample on the second edge.
falling leading edge.
Description
Receiver-driven mode selection bit (SPI master mode only). Clear this bit to initiate
transactions when transmit data is available. Set this bit to initiate transactions when the
receive buffer (FIFO or DMA) has space.
Set this bit to put the SPI in master mode, clear this bit to put the SPI in slave mode.
This bit controls behavior on a transmit buffer underrun condition in slave mode. Clear
this bit to send the BUSY token (0xFF) and set this bit to repeat the last byte. Changes to
this bit take effect when the transmit FIFO is empty and the transmit serializer is idle.
This bit specifies the bit order in which SPI data is transmitted and received.
Clock polarity configuration: clear this bit for a rising leading edge and set this bit for a
SC_SPIMST
28
20
12
4
0
0
0
Final
8-11
SC_SPIRPT
27
19
11
3
0
0
0
SC_SPIORD
26
18
10
0
0
0
2
Address: 0x4000C858 Reset: 0x0
Address: 0x4000C058 Reset: 0x0
EM351 / EM357
SC_SPIPHA
25
17
0
0
9
0
1
120-035X-000G
SC_SPIPOL
24
16
0
0
8
0
0

Related parts for EM357-RTR