CYRF6936-40LFXC Cypress Semiconductor Corp, CYRF6936-40LFXC Datasheet - Page 13

• Manufacturer Part Number: CYRF6936-40LFXC
• Description: IC WIRELESS USB LP 40VQFN
• Manufacturer: Cypress Semiconductor Corp

Specifications of CYRF6936-40LFXC

• Frequency: 2.4GHz
• Data Rate - Maximum: 1Mbps
• Modulation Or Protocol: DSSS, GFSK
• Applications: Remote Control
• Power - Output: 4dBm
• Sensitivity: -97dBm
• Voltage - Supply: 1.8 V ~ 3.6 V
• Current - Receiving: 21.2mA
• Current - Transmitting: 34mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 40-VQFN Exposed Pad, 40-HVQFN, 40-SQFN, 40-DHVQFN
• Interface: SPI
• Termination Type: SMD
• Bandwidth: 876kHz
• Supply Voltage Max: 3.6V
• Data Rate Max: 1000Kbps
• Frequency Band Type: ISM
• Features: 10
• Frequency Band Range: 2.400 - 2.483 GHz
• Supply Voltage Min: 2.4V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 428-2024; CYRF6936-40LFXC

Document #: 38-16015 Rev. *H
Registers
All registers are read and writable, except where noted. Registers may be written to or read from individually or in sequential groups.
Table 5. Register Map Summary
Notes
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
0x0A
0x0B
0x0C
0x0D
0x0E
0x0F
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x17
0x18
0x19
0x1A
0x1B
0x1C
0x1D
0x1E
0x1F
0x26
0x27
0x28
0x29
0x32
0x35
0x39
Register Files
0x20
0x21
0x22
0x23
0x24
0x25
1. b = read/write; r = read only; w = write only; ‘-’ = not used, default value is undefined.
2. Registers must be configured or accessed only when the radio is in IDLE or SLEEP mode. The PMU, GPIOs, and RSSI registers can be accessed in Active Tx and
3. PFET Bit: Setting this bit to "1" disables the FET, therefore safely allowing Vbat to be connected to a separate reference from Vcc when the PMU is disabled to the radio.
4. EOP_CTRL_ADR[6:4] must never have the value of “000”, that is, EOP Hint Symbol count must never be “0”
5. SOP_CODE_ADR default = 0x17FF9E213690C782.
6. DATA_CODE_ADR default = 0x02F9939702FA5CE3012BF1DB0132BE6F.
7. PREAMBLE_ADR default = 0x333302. The count value must be great than 4 for DDR and greater than 8 for SDR.
Address
Rx mode.
[1]
CHANNEL_ADR
TX_LENGTH_ADR
TX_CTRL_ADR
TX_CFG_ADR
TX_IRQ_STATUS_ADR
RX_CTRL_ADR
RX_CFG_ADR
RX_IRQ_STATUS_ADR
RX_STATUS_ADR
RX_COUNT_ADR
RX_LENGTH_ADR
PWR_CTRL_ADR
XTAL_CTRL_ADR
IO_CFG_ADR
GPIO_CTRL_ADR
XACT_CFG_ADR
FRAMING_CFG_ADR
DATA32_THOLD_ADR
DATA64_THOLD_ADR
RSSI_ADR
EOP_CTRL_ADR
CRC_SEED_LSB_ADR
CRC_SEED_MSB_ADR
TX_CRC_LSB_ADR
TX_CRC_MSB_ADR
RX_CRC_LSB_ADR
RX_CRC_MSB_ADR
TX_OFFSET_LSB_ADR
TX_OFFSET_MSB_ADR
MODE_OVERRIDE_ADR
RX_OVERRIDE_ADR
TX_OVERRIDE_ADR
XTAL_CFG_ADR
CLK_OVERRIDE_ADR
CLK_EN_ADR
RX_ABORT_ADR
AUTO_CAL_TIME_ADR
AUTO_CAL_OFFSET_ADR
ANALOG_CTRL_ADR
TX_BUFFER_ADR
RX_BUFFER_ADR
SOP_CODE_ADR
DATA_CODE_ADR
PREAMBLE_ADR
MFG_ID_ADR
Mnemonic
[4]
XOUT OP
Not Used
Not Used
Not Used
Not Used
Not Used
AGC EN
PMU EN
RX ACK
ACK EN
SOP EN
ACK RX
ACK TX
IRQ OD
RX GO
TX GO
RXOW
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
SOP
HEN
IRQ
IRQ
b7
OS
XOUT FN
RXTX DLY
LVIRQ EN
PKT ERR
MISO OP
SOP LEN
FRC PRE
Not Used
SOPDET
IRQ POL
Not Used
Not Used
Not Used
Not Used
Not Used
TX CLR
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
LNA
IRQ
IRQ
b6
LV
MAN RXACK
DATA CODE
PMU Mode
ABORT EN
XSIRQ EN
PACTL OP
EOP ERR
MISO OD
FRC END
FRC SEN
Not Used
Not Used
Not Used
LENGTH
LEN EN
HINT
TXB15
IRQEN
TXB15
RXB16
IRQEN
RXB16
RSVD
RSVD
RSVD
RSVD
RSVD
Force
LNA
IRQ
ATT
IRQ
b5
AUTO_CAL_OFFSET
XOUT OD
Not Used
Not Used
Not Used
disable
IRQ OP
TXACK
AUTO_CAL_TIME
IRQEN
IRQEN
CRC0
CRC SEED MSB
RXDR
RSVD
RSVD
RSVD
RSVD
RSVD
TXB8
TXB8
RXB8
RXB8
PFET
CRC SEED LSB
HILO
MAN
FRC
IRQ
IRQ
SOP Code File
Data Code File
b4
RX Buffer File
TX Buffer File
Preamble File
MFG ID File
STRIM LSB
RX Length
TX Length
DATA MODE
CRC MSB
CRC MSB
FRC AWAKE
RX Count
CRC LSB
CRC LSB
[3]
OVRD ACK DIS TXCRC
START DLY
PACTL OD
END STATE
DIS CRC0
TURN EN
Bad CRC
Not Used
Channel
XOUT IP
IRQEN
IRQEN
RXB1
RXB1
RSVD
RSVD
RSVD
RSVD
TXB0
TXB0
FAST
IRQ
IRQ
b3
LVI TH
DIS RXCRC
TXBERR
TXBERR
RXBERR
Not Used
RXBERR
RX Code
Not Used
MISO IP
IRQEN
IRQEN
PACTL
RSVD
RSVD
RSVD
RSVD
RSVD
SOP TH
GPIO
IRQ
IRQ
b2
TH64
RSSI
STRIM MSB
TH32
EOP
PA SETTING
RXOW EN
PACTL IP
SPI 3PIN
Not Used
RX INV
IRQEN
IRQEN
FREQ
RSVD
RSVD
RSVD
TXC
TXC
RXC
RXC
ACE
RXF
RXF
IRQ
IRQ
b1
RX Data Mode
PMU OUTV
ACK TO
ALL SLOW
IRQ GPIO
Not Used
VLD EN
IRQEN
IRQEN
TX INV
IRQ IP
RSVD
RSVD
RSVD
RSVD
RXE
RXE
RST
TXE
TXE
IRQ
IRQ
b0
Default
00000000
00000011
00000000
00000000
10100000
00000000
10100101
10100100
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000011
00000000
00000000
-1001000
00000111
10010-10
1-000000
0-100000
0000000-
--000101
000--100
11111111
11111111
00000--0
---01010
0000----
----0100
----0000
Note 5
Note 6
Note 7
--------
--------
--------
--------
--------
--------
--------
CYRF6936
NA
[1]
Page 13 of 23
Access
wwwwwwww
wwwwwwww
wwwwwwww
wwwwwwww
wwwwwwww
wwwwwwww
wwwwwwww
wwwwwwww
wwwww--w
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
-bbbbbbb
bbbbb-bb
b-bbbbbb
bbbbbbb-
--bbbbbb
bbb--bbb
---bbbbb
bbbbrrrr
----bbbb
----bbbb
brrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
r-rrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
[1, 2]
[1]
[+] Feedback