TRC101 RFM, TRC101 Datasheet - Page 17

• Manufacturer Part Number: TRC101
• Description: RFIC TRANCEIVER MULTI-CHANNEL FS
• Manufacturer: RFM
• Series: TRCr

Specifications of TRC101

• Frequency: 300MHz ~ 1GHz
• Data Rate - Maximum: 256kbps
• Modulation Or Protocol: FSK
• Applications: General Purpose
• Power - Output: 8dBm
• Sensitivity: -105dBm
• Voltage - Supply: 2.2 V ~ 5.4 V
• Current - Receiving: 17mA
• Current - Transmitting: 28mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 16-TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Other names: 583-1093-2

Bit
15
1
Automatic Frequency Adjust Register
The AFA (Automatic Frequency Adjust) Register configures:
The AFA (Automatic Frequency Adjust) Register controls and configures the frequency adjustment range
and mode for keeping the transmitter and receiver frequency locked, providing for an optimal link. The
AFA may be manually controlled by an external processor by asserting a strobe signal to initiate a
sample, or may be setup for automatic operation, which uses the Valid Data Detector (VDI) signal to
initiate a frequency adjustment. When the VDI goes active, the AFA circuit performs a sample and
updates the offset register automatically. The elapsed time for an AFA is determined by the setting of the
clock recovery (CR) bit in the Baseband Filter Register. The AFA also calculates the offset of the transmit
and receive frequency. This offset value is included in the status register read and the AFA must be
disabled during the status read to ensure reporting good offset accuracy.
Bit [15..8] - Command Code: These bits are the command code that is sent serially to the processor that
identifies the bits to be written to the Automatic Frequency Adjust Register.
Bit [7..6] – Mode Selection: These bits select Automatic or Manual operation. When set to Manual
operation, the TRC101 will take a sample when a strobe signal (See Bit [3]) is written to the register.
There are four modes of operation. See Table 5 below for configuration.
www.RFM.com
©by RF Monolithics, Inc.
Bit
14
1
Bit
13
0
•
•
•
Mode(0,1) – The circuit takes a measurement only once after power-up.
Mode(1,0) – When the Valid Data Detector (VDI) pin is low, indicating poor receiving conditions,
the offset register is automatically cleared. Use this setting when receiving from several different
transmitters that are operating very close to the same frequencies so that the receiver may align
itself on each transmission from a different transmitter.
Mode(1,1) – This setting is best used when receiving from a single transmitter. The measured
offset value is kept independent of the state of the VDI signal. Once the link is aligned it may be
manually toggled by the user.
Manual or Automatic frequency offset adjustment
Calculation of the offset value and write to the Status Register
Fine offset adjustment control
Bit
12
0
Bit
11
0
Email: [e-mail]
Bit
10
1
Bit
9
0
Run Once after Pwr-up
Keep offset during Rcv
Bit
Automatic fOFFSET
Keep offset indep of
8
0
AUTO1
Mode Off
VDI state
ONLY
Mode
Bit
7
[POR=C4F7h]
AUTO0
TABLE 5.
Bit
6
AUTO1
RNG1
Bit
5
0
0
1
1
RNG0
AUTO0
Bit
4
0
1
0
1
STRB
Bit
3
ACCF
Bit
2
OFFEN
TRC101 - 4/8/08
Bit
1
Page 17 of 42
AFEN
Bit
0