IC FPGA VIRTEX-6LXT 784FFBGA

 

XC6VLX75T-2FF784I

Manufacturer Part NumberXC6VLX75T-2FF784I
DescriptionIC FPGA VIRTEX-6LXT 784FFBGA
ManufacturerXilinx Inc
SeriesVirtex™ 6 LXT
XC6VLX75T-2FF784I datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of XC6VLX75T-2FF784I

Number Of Logic Elements/cells74496Number Of Labs/clbs5820
Total Ram Bits5750784Number Of I /o360
Voltage - Supply0.95 V ~ 1.05 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case784-BBGA, FCBGA
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantNumber Of Gates-
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
Page 6/11

Download datasheet (362Kb)Embed
PrevNext
Block RAM
Every Virtex-6 FPGA has between 156 and 1064 dual-port block RAMs, each storing 36 Kbits. Each block RAM has two
completely independent ports that share nothing but the stored data.
Synchronous Operation
Each memory access, read and write, is controlled by the clock. All inputs, data, address, clock enables, and write enables
are registered. Nothing happens without a clock. The input address is always clocked, retaining data until the next operation.
An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency.
During a write operation, the data output can reflect either the previously stored data, the newly written data, or remain
unchanged.
Programmable Data Width
•
Each port can be configured as 32K × 1, 16K × 2, 8K × 4, 4K × 9 (or 8), 2K × 18 (or 16), 1K × 36 (or 32), or 512 x 72
(or 64). The two ports can have different aspect ratios, without any constraints.
•
Each block RAM can be divided into two completely independent 18 Kb block RAMs that can each be configured to any
aspect ratio from 16K x 1 to 512 x 36. Everything described previously for the full 36 Kb block RAM also applies to each
of the smaller 18 Kb block RAMs.
•
In 18 Kb block RAMs, only simple dual-port mode can provide data width of >36 bits. In this mode, one port is
dedicated to read and the other port is dedicated to write operation. In SDP mode one side (read or write) can be
variable while the other is fixed to 32/36 or 64/72. There is no read output during write. The dual-port 36 Kb RAM both
sides can be of variable width.
•
Two adjacent 36 Kb block RAMs can be configured as one cascaded 64K × 1 dual-port RAM without any additional
logic.
Error Detection and Correction
Each 64 bit-wide block RAM can generate, store, and utilize eight additional Hamming-code bits, and perform single-bit error
correction and double-bit error detection (ECC) during the read process. The ECC logic can also be used when writing to,
or reading from external 64/72-wide memories. This works in simple dual-port mode and does not support read-during-write.
FIFO Controller
The built-in FIFO controller for single-clock (synchronous) or dual-clock (asynchronous or multirate) operation increments
the internal addresses and provides four handshaking flags: full, empty, almost full, and almost empty. The almost full and
almost empty flags are freely programmable. Similar to the block RAM, the FIFO width and depth are programmable, but the
write and read ports always have identical width. First-word fall-through mode presents the first-written word on the data
output even before the first read operation. After the first word has been read, there is no difference between this mode and
the standard mode.
Digital Signal Processing—DSP48E1 Slice
DSP applications use many binary multipliers and accumulators, best implemented in dedicated DSP slices. All Virtex-6
FPGAs have many dedicated, full-custom, low-power DSP slices combining high speed with small size, while retaining
system design flexibility.
Each DSP48E1 slice fundamentally consists of a dedicated 25 × 18 bit two's complement multiplier and a 48-bit
accumulator, both capable of operating at 600 MHz. The multiplier can be dynamically bypassed, and two 48-bit inputs can
feed a single-instruction-multiple-data (SIMD) arithmetic unit (dual 24-bit add/subtract/accumulate or quad 12-bit
add/subtract/accumulate), or a logic unit that can generate any one of 10 different logic functions of the two operands.
The DSP48E1 includes an additional pre-adder, typically used in symmetrical filters. This new pre-adder improves
performance in densely packed designs and reduces the logic slice count by up to 50%.
The DSP48E1 slice provides extensive pipelining and extension capabilities that enhance speed and efficiency of many
applications, even beyond digital signal processing, such as wide dynamic bus shifters, memory address generators, wide
bus multiplexers, and memory-mapped I/O register files. The accumulator can also be used as a synchronous up/down
counter. The multiplier can perform logic functions (AND, OR) and barrel shifting.
DS150 (v2.2) January 28, 2010
Advance Product Specification
www.xilinx.com
Virtex-6 Family Overview
6

Related parts for XC6VLX75T-2FF784I

Part Number DescriptionManufacturer Datasheet
  XC6VLX75T-1FFG784C FPGA Virtex®-6 Family 74496 Cells 40nm (CMOS) Technology 1V 784-Pin FCBGA Xilinx Inc
  XC6VLX75T-1FF484C XC6VLX75T-1FF484C Xilinx Inc
  XC6VLX75T-1FFG484I XC6VLX75T-1FFG484I Xilinx Inc
  XC6VLX75T-3FFG784C XC6VLX75T-3FFG784C Xilinx Inc
XC6VLX75T-L1FFG784C  XC6VLX75T-L1FFG784C IC FPGA VIRTEX 6 74K 784FFGBGA Xilinx Inc
  XC6VLX75T-L1FFG484C IC FPGA VIRTEX 6 74K 484FFGBGA Xilinx Inc
XC6VLX75T-1FF784I  XC6VLX75T-1FF784I IC FPGA VIRTEX-6LXT 784FFBGA Xilinx Inc
  XC6VLX75T-L1FF484I IC FPGA VIRTEX-6LXT 484FFBGA Xilinx Inc
  XC6VLX75T-2FF484I IC FPGA VIRTEX-6LXT 484FFBGA Xilinx Inc
XC6VLX75T-L1FF784I  XC6VLX75T-L1FF784I IC FPGA VIRTEX-6LXT 784FFBGA Xilinx Inc
  XC6VLX75T-L1FFG484I IC FPGA VIRTEX 6 74K 484FFGBGA Xilinx Inc
XC6VLX75T-L1FFG784I  XC6VLX75T-L1FFG784I IC FPGA VIRTEX 6 74K 784FFGBGA Xilinx Inc
  XC6VLX75T-2FFG784C IC FPGA VIRTEX 6 74K 784FFGBGA Xilinx Inc
  XC6VLX75T-1FFG784I IC FPGA VIRTEX 6 74K 784FFGBGA Xilinx Inc
  XC6VLX75T-2FFG484I IC FPGA VIRTEX 6 74K 484FFGBGA Xilinx Inc