XC2VP100-6FF1704I Xilinx Inc, XC2VP100-6FF1704I Datasheet - Page 117

no-image

XC2VP100-6FF1704I

Manufacturer Part Number
XC2VP100-6FF1704I
Description
IC FPGA VIRTEX-II PRO 1704FFBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet

Specifications of XC2VP100-6FF1704I

Number Of Logic Elements/cells
99216
Number Of Labs/clbs
11024
Total Ram Bits
8183808
Number Of I /o
1040
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1704-BBGA, FCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP100-6FF1704I
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC2VP100-6FF1704I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2VP100-6FF1704I
Manufacturer:
XILINX
0
Part Number:
XC2VP100-6FF1704I
Manufacturer:
XILINX
Quantity:
35
Part Number:
XC2VP100-6FF1704I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC2VP100-6FF1704I
Quantity:
113
Input Clock Tolerances
Table 55: Input Clock Tolerances
DS083 (v4.7) November 5, 2007
Product Specification
Notes:
1.
2.
3.
Input Clock Low/High Pulse Width
PSCLK
PSCLK and CLKIN
Input Clock Cycle-Cycle Jitter (Low Frequency Mode)
CLKIN (using DLL outputs)
CLKIN (using CLKFX outputs)
Input Clock Cycle-Cycle Jitter (High Frequency Mode)
CLKIN (using DLL outputs)
CLKIN (using CLKFX outputs)
Input Clock Period Jitter (Low Frequency Mode)
CLKIN (using DLL outputs)
CLKIN (using CLKFX outputs)
Input Clock Period Jitter (High Frequency Mode)
CLKIN (using DLL outputs)
CLKIN (using CLKFX outputs)
Feedback Clock Path Delay Variation
CLKFB off-chip feedback
“DLL outputs” is used here to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
If both DLL and CLKFX outputs are used, follow the more restrictive specification.
If DCM phase shift feature is used and CLKIN frequency > 200 Mhz, CLKIN duty cycle must be within ±5% (45/55 to 55/45).
Description
R
(3)
(1)
(1)
(1)
(1)
(2)
(2)
(2)
(2)
PSCLK_PULSE
PSCLK_PULSE and
CLKIN_PULSE
CLKIN_CYC_JITT_DLL_HF
CLKIN_PER_JITT_DLL_HF
CLKIN_CYC_JITT_DLL_LF
CLKIN_PER_JITT_DLL_LF
CLKIN_CYC_JITT_FX_HF
CLKFB_DELAY_VAR_EXT
CLKIN_CYC_JITT_FX_LF
CLKIN_PER_JITT_FX_HF
CLKIN_PER_JITT_FX_LF
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
Symbol
www.xilinx.com
< 1MHz
1 – 10 MHz
10 – 25 MHz
25 – 50 MHz
50 – 100 MHz
100 – 150 MHz
150 – 200 MHz
200 – 250 MHz
250 – 300 MHz
300 – 350 MHz
350 – 400 MHz
> 400 MHz
Constraints
F
CLKIN
25.00
25.00
10.00
Min
5.00
3.00
2.40
2.00
1.80
1.50
1.30
1.15
1.05
–7
Max
±300
±150
±150
±300
±1
±1
±1
±1
±1
Speed Grade
25.00
25.00
10.00
Min
5.00
3.00
2.40
2.00
1.80
1.50
1.30
1.15
1.05
–6
Max
±300
±300
±150
±150
±1
±1
±1
±1
±1
25.00
25.00
10.00
Min
5.00
3.00
2.40
2.00
1.80
1.50
1.30
1.15
1.05
–5
Max
±300
±300
±150
±150
±1
±1
±1
±1
±1
Module 3 of 4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ps
ps
ps
ns
ns
ns
ns
ns
46

Related parts for XC2VP100-6FF1704I