LAN7500-ABZJ

Manufacturer Part NumberLAN7500-ABZJ
DescriptionIC USB-10/100/1K ETH CTRL 56QFN
ManufacturerSMSC
LAN7500-ABZJ datasheets
 


Specifications of LAN7500-ABZJ

Mfg Application NotesLAN7500 SchematicDesign ResourcesLAN7500 BOM
Controller TypeEthernet Controller, USB 2.0 to 10/100/1KInterfaceUSB/Serial
Voltage - Supply1.2V, 2.5V, 3.3VOperating Temperature0°C ~ 70°C
Mounting TypeSurface MountPackage / Case56-VFQFN Exposed Pad
Lead Free Status / RoHS StatusLead free / RoHS CompliantCurrent - Supply-
Other names638-1108  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
Page 31/56

Download datasheet (755Kb)Embed
PrevNext
Hi-Speed USB 2.0 to 10/100/1000 Ethernet Controller
Datasheet
The Host Processor is connected to a Chipset containing the Host USB Controller (HC). The USB Host
Controller interfaces to LAN7500/LAN7500i via the DP/DM USB signals. An Embedded Controller (EC)
signals the Chipset and the Host processor to power up via an Enable signal. The EC interfaces to
LAN7500/LAN7500i via four signals. The PME signal is an input to the EC from the device that
indicates the occurrence of a wakeup event. The VBUS_DET output of the EC is used to indicate bus
power availability. The PME_CLEAR (nRESET) signal is used to clear the PME. The
PME_MODE_SEL signal is sampled by the device when PME_CLEAR (nRESET) is asserted and is
used by the device to determine whether it should remain in PME mode or resume normal operation.
GPIO pins are used for PME handling.
GPIO6
is reserved for use as the PME_MODE_SEL input.
The application scenario in
off, the EC is operational, and the device is in PME mode, waiting for a wake event to occur. A wake
event will result in the device signaling a PME event to the EC, which will then wake up the Host
Processor and Chipset via the Enable signal. The EC asserts VBUS_DET after the USB bus is
powered, sets PME_MODE_SEL to determine whether the device is to begin normal operation or
continue in PME mode, and asserts PME_CLEAR (nRESET) to clear the PME.
The following wake events are supported:
Wakeup Pin(s)
The GPIO pins not reserved for PME handling have the capability to wake up the device when
operating in PME mode. In order for a GPIO to generate a wake event, it’s enable bit must be set
in the
GPI0[11:8] Wakeup Enables
appropriate. During PME mode of operation, the GPIOs used for signaling
not affected by the values set in the corresponding bits of
GPIOs 0 - 4 and 7 - 10 are available as wakeup pins in PME mode of operation and are active
low by default.
Magic Packet
Reception of a Magic Packet when in PME mode will result in a PME being asserted.
Perfect DA match of Physical address
Reception of an Ethernet frame whose Destination address matches the device’s MAC address will
result in a PME being asserted.
PHY Link Up
Detection of a PHY link partner when in PME mode will result in a PME being asserted.
In order to facilitate PME mode of operation, the
must be set and all remaining
or level signaling, buffer type, and GPIO PME WOL selection. The PME event is signaled on GPIO5.
The PME_MODE_SEL pin (GPIO6) must be driven to the value that determines whether or not the
device remains in PME mode of operation (1) or resumes normal operation (0) when the PME is
recognized and cleared by the EC via PME_CLEAR (nRESET) assertion.
Note: When in PME mode or nRESET will always cause the contents of the EEPROM to be
reloaded.
SMSC LAN7500/LAN7500i
GPIO5
is reserved for use as an output to signal the PME.
Figure 4.1
assumes that the Host Processor and the Chipset are powered
or
GPIO[7:0] Wakeup Enables
GPIO[7:0] Wakeup
GPIO PME Enable
GPIO PME Flags
field bits must be appropriately configured for pulse
31
DATASHEET
bytes of the EEPROM, as
(GPIO5
and GPIO6) are
Enables.
bit in the
GPIO PME Flags
field,
Revision 1.0 (11-01-10)