EA STARTEDIP320J ELECTRONIC ASSEMBLY, EA STARTEDIP320J Datasheet - Page 6

LCD Graphic Display Modules & Accessories Starter/Demoboard w/Touch USB prog

EA STARTEDIP320J

Manufacturer Part Number
EA STARTEDIP320J
Description
LCD Graphic Display Modules & Accessories Starter/Demoboard w/Touch USB prog
Manufacturer
ELECTRONIC ASSEMBLY
Datasheet

Specifications of EA STARTEDIP320J

Pixel Density
320 x 240
Fluid Type
FSTN Positive
Module Size (w X H X T)
121 mm x 92.6 mm x 11.6 mm
Viewing Area (w X H)
115.18 mm x 86.38 mm
Backlighting
Black / White
Background Color
White
Operating Temperature Range
- 20 C to + 70 C
Attached Touch Screen
Yes
Interface
RS-232, I2C BUS, or SPI BUS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
EA eDIP320-8
Page 6
SPI INTERFACE
If the display is wired as shown below, SP
mode is activated. The data is then transferred
via the serial, synchronous SPI interface.
Data transfer is possible at up to 100 kHz.
However, if pauses of at least 100 µs are
maintained between the individual bytes
during transfer, a byte can be transferred at
up to 3 MHz.
Note:
The pins DORD, CPOL, CPHA, WUP, DPROT and TEST/SBUF
have an internal pullup, which is why only the LO level
(0=GND) is to be actively applied. These pins must be left open
for a Hi level.
On pin 20 (SBUF) the display indicates with a low level that
data is ready to be retrieved from the internal send buffer. The
line can be connected to an interrupt input of the host system,
for example.
DATA TRANSFER SPI
Via the pins DORD, CPOL and CPHA transfer
parameter will be set.
Write operation: a clock rate up to 100 kHz is allowed
without any stop. Together with a pause of 100 µs
between every data byte a clock rate up to 3 MHz an
be reached.
Read operation: to read data (e.g. the "ACK" byte) a
dummy byte (e.g . 0xFF) need to be sent. Note that the
EA eDIP320-8 for internal operation does need a short
time before providing the data; therefore a short pau-
se of min. 6µs (no activity of CLK line) is needed for
each byte. Same is with 100kHz operation.
application example
Pin
10
11 SPIMODE
12
13
14
15
16
17
18
19
20
21
22
23
24
1
2
3
4
5
6
7
8
9
Symbol
DPROT
RESET
DPWR
DORD
VADJ
VOUT
OUT2
CPOL
CPHA
BUZZ
SBUF
MOSI
MISO
TEST
GND
WUP
VDD
PDO
CLK
N.C.
N.C.
WP
PDI
SS
In/Out Function
Out
Out
Out
Out
Out
Out
In
In
In
In
In
In
In
In
In
In
In
IN
-
-
-
Ground Potential for logic (0V)
Power supply for logic (+5V)
Operating voltage for LC driving (input)
Output voltage for LC driving
L: Reset
Slave Select
Serial In
Serial Out
Shift Clock
Data Order (0=MSB first; 1=LSB first)
connect to GND for SPI interface
open-drain with internal pullup 20..50k
L: (Power-On) disable Power-On-Macro
L: Wakeup from Powerdownmode
Clock Polarity (0=LO 1=HI when idle)
Clock Phase
(sampled on 0=1st 1=2nd edge)
Buzzer output
L: Disable Smallprotokoll
do not connect for normal operation
L: Normal Operation
H: Powerdownmode
L: Writeprotect for DataFlash
open-drain with internal pullup 20..50k
IN (Power-On) L: Testmode
OUT L: data in sendbuffer
internal use, do not connect
internal use, do not connect
do not connect, reserved
do not connect, reserved
Pinout eDIP320-8: SPI mode
Specifications may be changed without
prior notice. Printing error reserved
Pin Symbol Function
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected
not connected

Related parts for EA STARTEDIP320J