V2DIP2-64 FTDI, V2DIP2-64 Datasheet
V2DIP2-64
Specifications of V2DIP2-64
Related parts for V2DIP2-64
V2DIP2-64 Summary of contents
Page 1
... No freedom to use patents or other intellectual property rights is implied by the publication of this document. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow, G41 1HH, United Kingdom. Scotland Registered Number: SC136640 Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 Datasheet Document Reference No.: FT_000166 Version 1.0 ...
Page 2
... Introduction V2DIP2-64 module is designed to allow rapid development of designs using the VNC2-64Q IC. The V2DIP2-64 is supplied as a PCB designed provides access to the UART, parallel FIFO, and SPI interface pins of the VNC2-64Q device, via its IO bus pins. Two USB ports are accessed via type A USB connectors. ...
Page 3
... Contact Information ...................................................... 20 Appendix A – References ................................................................. 21 Appendix B – List of Figures and Tables .......................................... 22 List of Figures ................................................................................. 22 List of Tables ................................................................................... 22 Appendix C – Revision History ......................................................... 23 Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Table of Contents Document Reference No.: FT_000166 Clearance No.: FTDI# 155 2 ...
Page 4
... Auxiliary 3 200 mA power output to external logic Copyright © 2010 Future Technology Devices International Limited Document Reference No.: FT_000166 V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 : All VNC2 signals available on 0.8” wide, 0.1” pitch DIL male connectors. Power and traffic indicator LED’s ...
Page 5
... Pin Out and Signal Description 3.1 Module Pin Out Figure 3.1 - V2DIP2-64 Module Pin Out (Top View) Copyright © 2010 Future Technology Devices International Limited Document Reference No.: FT_000166 V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Clearance No.: FTDI# 155 4 ...
Page 6
... Figure 3.2 - V2DIP2-64 Module Pin Out (Bottom View) Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1 Document Reference No.: FT_000166 Clearance No.: FTDI# 155 5 ...
Page 7
... PWR Input 5.0V module supply pin. This pin can be used to provide the 5.0V input to the V2DIP2-64 when the V2DIP2-64 is not powered from the USB connector (VBUS) or the debugger interface. Also connected to DIL connector pins pins J1-12, J1- 13, J1-19 and J3-6 ...
Page 8
... IO19 J2-30 IOBUS18 IO18 Table 3.1 - Pin Signal Descriptions Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Type 3.3V Output from V2DIP2’s on board 3.3V output from V2DIP2’s on board 3.3V L.D.O. 3.3V L.D.O. ...
Page 9
... I/O J1-14 IO5 I/O J1-15 IO6 I/O Table 3.2 - Default Interface I/O Pin Configuration Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Data and Control Bus Configuration Options SPI Slave SPI Interface Master Interface NA ...
Page 10
... I/O J1-28 IO15 I/O J1-29 IO16 I/O Table 3.2 - Default Interface I/O Pin Configuration Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Data and Control Bus Configuration Options SPI Slave SPI Interface Master Interface NA ...
Page 11
... J2-18, J2-14, J1-17, J1-24, J1-29, J2- 28, J2-23, J1-3, J1-7, J2-8, J2-4 Table 3.3 - Data and Control Bus Signal Mode Options – UART Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Name Type Transmit asynchronous data ...
Page 12
... J2-14, J1-17, J1-24, J1-29, J2-28, J2- 23, J1-3, J1-7, J2-8, J2-4 Table 3.5 - Data and Control Bus Signal Mode Options – SPI Master Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 FTDI website Name Type ...
Page 13
... J2-15, JI-16, J1-21, J1-28, J2-29, J2-24, J1-2, J1-6, J2-9, J2-5, J2-1 Table 3.6 - Data and Control Bus Signal Mode Options – Parallel FIFO Interface Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Name Type I/O ...
Page 14
... When FIFO_WR# goes low FIFO_TXE# flag will always go high. FIFO_TXE# goes low again only when there is still space for data to be written in to the module. Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 and Table 3.7 ...
Page 15
... When in Synchronous FIFO interface mode, the timing of a read and write operation on the FIFO interface are shown in Figure 3.4 and Table 3.9 Figure 3.4 - Synchronous FIFO Mode Read and Write Cycle Copyright © 2010 Future Technology Devices International Limited Document Reference No.: FT_000166 V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Name Type Output fifo_oe# ...
Page 16
... Similarly when bursts of data are to be written to the module WR# should be kept low. TXE# remains low when there is still space available for the data to be written Copyright © 2010 Future Technology Devices International Limited Document Reference No.: FT_000166 V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Min Typical Max - 20 ...
Page 17
... VNC2. PWR Input 5.0V module supply pin. This pin can be used to provide the 5.0V input to the V2DIP2-64 from the debugger interface when the V2DIP2-64 is not powered from the USB connector (VBUS) or the DIL connector pins J1-12, J1-13, J1-19 and J3-6. ...
Page 18
... Firmware 4.1 Firmware Support The VNC2 on the V2DIP2-64 can be programmed with the customers own firmware created using the Vinculum II firmware development tool chain or with various pre-compiled firmware profiles to allow a designer to easily change the functionality of the chip. Please refer to:- available pre-compiled firmware 4 ...
Page 19
... Figure 5.1 - V2DIP2 -64 Dimensions (Top View) Figure 5.2 - V2DIP2 -64 Dimensions (Side View) ±0.20mm Tolerance (except pitch) All dimensions are in mm Copyright © 2010 Future Technology Devices International Limited V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 93.88 84.64 86.24 2.54 Document Reference No.: FT_000166 Clearance No ...
Page 20
... Schematic Diagram Figure 6.1 - V2DIP2 -64 Dimensions (Side View) Copyright © 2010 Future Technology Devices International Limited Document Reference No.: FT_000166 V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Clearance No.: FTDI# 155 19 ...
Page 21
... Please visit the Sales Network page of the FTDI Web site for the contact details of our distributor(s) and sales representative(s) in your country. Copyright © 2010 Future Technology Devices International Limited Document Reference No.: FT_000166 V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Clearance No.: FTDI# 155 20 ...
Page 22
... Vinculum-II Debug Interface Description Vinculum-II IO Mux Explained Vinculum-II PWM Example Migrating Vinculum Designs From VNC1L to VNC2-48L1A Vinculum-II Errata Technical Note Copyright © 2010 Future Technology Devices International Limited Document Reference No.: FT_000166 V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Clearance No.: FTDI# 155 21 ...
Page 23
... List of Figures Figure 1.1 - V2DIP2-64 ................................................................................................................. 1 Figure 3.1 - V2DIP2-64 Module Pin Out (Top View) .......................................................................... 4 Figure 3.2 - V2DIP2-64 Module Pin Out (Bottom View) ..................................................................... 5 Figure 3.2 – Asynchronous FIFO Mode Read and Write Cycle. ........................................................... 13 Figure 3.3 - Synchronous FIFO Mode Read and Write Cycle .............................................................. 14 Figure 5.1 - V2DIP2 -64 Dimensions (Top View) ............................................................................. 18 Figure 5 ...
Page 24
... Appendix C – Revision History Version 1.0 First Release Copyright © 2010 Future Technology Devices International Limited Document Reference No.: FT_000166 V2DIP2-64 VNCL2-64Q Development Module Datasheet Version 1.0 Clearance No.: FTDI# 155 19th April 2010 23 ...