# WM8510GEDS/V

Manufacturer Part NumberWM8510GEDS/V
DescriptionAudio CODECs VoIP Mono CODEC
ManufacturerWolfson Microelectronics
WM8510GEDS/V datasheet

## Specifications of WM8510GEDS/V

Operating Supply Voltage- 0.3 V to + 7 VMaximum Operating Temperature+ 85 C
Mounting StyleSMD/SMTPackage / CaseSSOP-28
Minimum Operating Temperature- 25 CLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
Page 55/82
PrevNext
Production Data
The PLL frequency ratio R = f
EXAMPLE:
MCLK=12MHz, required clock = 12.288MHz.
R should be chosen to ensure 5 < PLLN < 13. There is a fixed divide by 4 in the PLL and a
selectable divide by N after the PLL which should be set to divide by 2 to meet this requirement.
Enabling the divide by 2 sets the required f
REGISTER
R36
PLL N value
R37
PLL K value 1
R38
PLL K Value 2
R39
PLL K Value 3
Table 47 PLL Frequency Ratio Control
The PLL performs best when f
are shown in Table 48.
MCLK
(MHz)
(F1)
12
12
13
13
14.4
14.4
19.2
19.2
19.68
19.68
19.8
19.8
24
24
26
26
27
27
Table 48 PLL Frequency Examples
w
/f
(see Figure 31) can be set using the register bits PLLK and PLLN:
2
1
PLLN = int R
24
PLLK = int (2
(R-PLLN))
= 4 x 2 x 12.288MHz = 98.304MHz.
2
R = 98.304 / 12 = 8.192
PLLN = int R = 8
24
k = int ( 2
x (8.192 – 8)) = 3221225 = 3126E9h
BIT
LABEL
4
PLLPRESCALE
3:0
PLLN
5:0
PLLK [23:18]
8:0
PLLK [17:9]
8:0
PLLK [8:0]
is around 90MHz. Its stability peaks at N=8. Some example settings
2
DESIRED
F2
PRESCALE
OUTPUT
(MHz)
DIVIDE
(MHz)
11.2896
90.3168
1
12.288
98.304
1
11.2896
90.3168
1
12.288
98.304
1
11.2896
90.3168
1
12.288
98.304
1
11.2896
90.3168
2
12.288
98.304
2
11.2896
90.3168
2
12.288
98.304
2
11.2896
90.3168
2
12.288
98.304
2
11.2896
90.3168
2
12.288
98.304
2
11.2896
90.3168
2
12.288
98.304
2
11.2896
90.3168
2
12.288
98.304
2
DEFAULT
DESCRIPTION
0
0 = MCLK input not divided (default)
1= Divide MCLK by 2 before input to
PLL
1000
Integer (N) part of PLL input/output
frequency ratio. Use values greater
than 5 and less than 13.
0Ch
Fractional (K) part of PLL1
input/output frequency ratio (treat as
one 24-digit binary number).
093h
0E9h
POSTSCALE
R
N
DIVIDE
(Hex)
2
7.5264
7
2
8.192
8
2
6.947446
6
2
7.561846
7
2
6.272
6
2
6.826667
6
2
9.408
9
2
10.24
A
2
9.178537
9
2
9.990243
9
2
9.122909
9
2
9.929697
9
2
7.5264
7
2
8.192
8
2
6.947446
6
2
7.561846
7
2
6.690133
6
2
7.281778
7
PD, Rev 4.5, September 2008
WM8510
K
(Hex)
86C226
3126E8
F28BD4
8FD525
45A1CA
D3A06E
6872AF
3D70A3
2DB492
FD809F
1F76F7
EE009E
86C226
3126E8
F28BD4
8FD525
BOAC93
482296
55