LCMXO1200C-3FTN256C Lattice, LCMXO1200C-3FTN256C Datasheet - Page 95

no-image

LCMXO1200C-3FTN256C

Manufacturer Part Number
LCMXO1200C-3FTN256C
Description
CPLD - Complex Programmable Logic Devices 1200 LUTS 211 I/O
Manufacturer
Lattice
Series
MachXOr
Datasheet

Specifications of LCMXO1200C-3FTN256C

Memory Type
SRAM
Number Of Macrocells
600
Delay Time
5.1 ns
Number Of Programmable I/os
211
Operating Supply Voltage
1.8 V, 2.5 V, 3.3 V
Supply Current
21 mA
Maximum Operating Temperature
+ 90 C
Minimum Operating Temperature
0 C
Package / Case
ftBGA-256
Mounting Style
SMD/SMT
Supply Voltage (max)
3.465 V
Supply Voltage (min)
1.71 V
Cpld Type
FLASH
No. Of Macrocells
1200
No. Of I/o's
211
Propagation Delay
5.1ns
Global Clock Setup Time
1.6ns
Frequency
420MHz
Supply Voltage Range
1.71V To 3.465V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LCMXO1200C-3FTN256C
Manufacturer:
Lattice
Quantity:
135
Part Number:
LCMXO1200C-3FTN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO1200C-3FTN256C
Manufacturer:
LATTICE
Quantity:
20 000
www.latticesemi.com
© 2005 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
October 2005
For Further Information
A variety of technical notes for the MachXO family are available on the Lattice web site at www.latticesemi.com.
For further information on interface standards refer to the following web sites:
• MachXO sysIO Usage Guide (TN1091)
• MachXO sysCLOCK PLL Design and Usage Guide (TN1089)
• MachXO Memory Usage Guide (TN1092)
• Power Calculations and Considerations for MachXO Devices (TN1090)
• MachXO JTAG Programming and Configuration User’s Guide (TN1086)
• Minimizing System Interruption During Configuration Using TransFR Technology (TN1087)
• MachXO Density Migration (TN1097)
• IEEE 1149.1 Boundary Scan Testability in Lattice Devices
• JEDEC Standards (LVTTL, LVCMOS): www.jedec.org
• PCI: www.pcisig.com
6-1
MachXO Family Data Sheet
Supplemental Information
Further Information_01.1
Data Sheet

Related parts for LCMXO1200C-3FTN256C