LCMXO256C-3TN100C Lattice, LCMXO256C-3TN100C Datasheet - Page 36

CPLD - Complex Programmable Logic Devices 256 LUTS 78 I/O

LCMXO256C-3TN100C

Manufacturer Part Number
LCMXO256C-3TN100C
Description
CPLD - Complex Programmable Logic Devices 256 LUTS 78 I/O
Manufacturer
Lattice
Series
MachXOr
Datasheet

Specifications of LCMXO256C-3TN100C

Memory Type
SRAM
Number Of Macrocells
128
Delay Time
4.9 ns
Number Of Programmable I/os
78
Operating Supply Voltage
1.8 V, 2.5 V, 3.3 V
Supply Current
13 mA
Maximum Operating Temperature
+ 90 C
Minimum Operating Temperature
0 C
Package / Case
TQFP-100
Mounting Style
SMD/SMT
Supply Voltage (max)
3.465 V
Supply Voltage (min)
1.71 V
Cpld Type
FLASH
No. Of Macrocells
256
No. Of I/o's
78
Propagation Delay
4.9ns
Global Clock Setup Time
1.8ns
Frequency
420MHz
Supply Voltage Range
1.71V To 3.465V
Rohs Compliant
Yes
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
4.9ns
Voltage Supply - Internal
1.71 V ~ 3.465 V
Number Of Logic Elements/blocks
-
Number Of Gates
-
Number Of I /o
78
Operating Temperature
0°C ~ 85°C
Mounting Type
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LCMXO256C-3TN100C
Manufacturer:
LATTICE
Quantity:
5 600
Part Number:
LCMXO256C-3TN100C
Manufacturer:
LATTICE
Quantity:
5
Part Number:
LCMXO256C-3TN100C
Manufacturer:
LATTICE
Quantity:
35
Part Number:
LCMXO256C-3TN100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO256C-3TN100C
Manufacturer:
LATTICE
Quantity:
1 000
Part Number:
LCMXO256C-3TN100C
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
LCMXO256C-3TN100C
0
Lattice Semiconductor
Table 3-2. BLVDS DC Conditions
LVPECL
The MachXO family supports the differential LVPECL standard through emulation. This output standard is emu-
lated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all
the devices. The LVPECL input standard is supported by the LVDS differential input buffer on certain devices. The
scheme shown in Figure 3-3 is one possible solution for point-to-point signals.
Figure 3-3. Differential LVPECL
Table 3-3. LVPECL DC Conditions
16mA
16mA
Z
R
R
V
V
V
V
Z
I
1. For input buffer, see LVDS table.
DC
OUT
OH
OL
OD
BACK
P
T
CM
Z
R
R
V
V
V
V
I
1. For input buffer, see LVDS table.
V
V
DC
Symbol
OUT
OH
OL
OD
CCIO
CCIO
TLEFT
TRIGHT
CM
Symbol
On-chip
= 3.3V
= 3.3V
Output impedance
Driver parallel resistor
Receiver termination
Output high voltage
Output low voltage
Output differential voltage
Output common mode voltage
Back impedance
DC output current
Over Recommended Operating Conditions
Over Recommended Operating Conditions
Output impedance
Left end termination
Right end termination
Output high voltage
Output low voltage
Output differential voltage
Output common mode voltage
DC output current
1
1
Off-chip
100 ohms
100 ohms
Description
Description
Transmission line, Zo = 100 ohm differential
150 ohms
3-10
Zo = 45
1.375
1.125
0.25
1.25
11.2
100
45
45
100 ohms
Nominal
Nominal
DC and Switching Characteristics
2.03
1.27
0.76
1.65
85.7
12.7
100
150
100
Zo = 90
1.48
1.02
0.46
1.25
10.2
100
Off-chip
90
90
MachXO Family Data Sheet
Units
ohm
ohm
ohm
Units
mA
ohm
ohm
ohm
ohm
mA
V
V
V
V
V
V
V
V
On-chip
+
-

Related parts for LCMXO256C-3TN100C