LC4256V-75TN144C Lattice, LC4256V-75TN144C Datasheet - Page 26

no-image

LC4256V-75TN144C

Manufacturer Part Number
LC4256V-75TN144C
Description
CPLD - Complex Programmable Logic Devices 400MHZ 256 Macrocell 3.3 V 7.5 tPD
Manufacturer
Lattice
Datasheet

Specifications of LC4256V-75TN144C

Memory Type
EEPROM
Number Of Macrocells
256
Number Of Product Terms Per Macro
80
Maximum Operating Frequency
322 MHz
Delay Time
3 ns
Number Of Programmable I/os
48
Operating Supply Voltage
3.3 V
Supply Current
12.5 mA
Maximum Operating Temperature
+ 90 C
Minimum Operating Temperature
0 C
Package / Case
TQFP-144
Mounting Style
SMD/SMT
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LC4256V-75TN144C
Manufacturer:
Lattice
Quantity:
141
Part Number:
LC4256V-75TN144C
Manufacturer:
LATTICE
Quantity:
1 831
Part Number:
LC4256V-75TN144C
Manufacturer:
LATTICE23
Quantity:
50
Part Number:
LC4256V-75TN144C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LC4256V-75TN144C
Manufacturer:
LATTICE
Quantity:
1 500
Part Number:
LC4256V-75TN144C
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
LC4256V-75TN144C
Manufacturer:
LATTICE
Quantity:
13 769
Part Number:
LC4256V-75TN144C
0
Lattice Semiconductor
Timing Model
The task of determining the timing through the ispMACH 4000 family, like any CPLD, is relatively simple. The timing
model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is deter-
mined either conceptually or from the software report file, the delay path of the function can easily be determined
from the timing model. The Lattice design tools report the timing delays based on the same timing model for a par-
ticular design. Note that the internal timing parameters are given for reference only, and are not tested. The exter-
nal timing parameters are tested and guaranteed for every device. For more information on the timing model and
usage, please refer to Technical Note TN1004: ispMACH 4000 Timing Model Design and Usage Guidelines.
Figure 11. ispMACH 4000 Timing Model
SCLK
OE
Feedback
IN
From
t
Delays
t
GCLK_IN
In/Out
GOE
t
t
t
IOI
IOI
IN
t
IOI
t
t
INREG
INDIO
Control
t
Delays
ROUTE
t
BLA
t
t
PTCLK
t
t
PTSR
t
BCLK
BSR
MCELL
t
EXP
t
GPTOE
t
PTOE
26
ispMACH 4000V/B/C/Z Family Data Sheet
Routing/GLB Delays
DATA
C.E.
S/R
t
t
PDb
MC Reg.
PDi
Q
Note: Italicized items are optional delay adders.
Register/Latch
Delays
t
ORP
Delays
In/Out
t
t
t
t
t
FBK
BUF
IOO
DIS
EN
Feedback
Out

Related parts for LC4256V-75TN144C