FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd

 

LFXP2-8E-5FTN256I

Manufacturer Part NumberLFXP2-8E-5FTN256I
DescriptionFPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd
ManufacturerLattice
LFXP2-8E-5FTN256I datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of LFXP2-8E-5FTN256I

Number Of Macrocells8000Number Of Programmable I/os201
Data Ram Size226304Supply Voltage (max)1.26 V
Maximum Operating Temperature+ 100 CMinimum Operating Temperature- 40 C
Mounting StyleSMD/SMTSupply Voltage (min)1.14 V
Package / CaseFTBGA-256Number Of Logic Elements/cells*
Number Of Labs/clbs*Total Ram Bits226304
Number Of I /o201Number Of Gates-
Voltage - Supply1.14 V ~ 1.26 VMounting Type*
Operating Temperature-40°C ~ 100°CPackage256FTBGA
Family NameLatticeXP2Device Logic Units8000
Typical Operating Supply Voltage1.2 VMaximum Number Of User I/os201
Ram Bits226304Re-programmability SupportYes
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
Page 231
232
Page 232
233
Page 233
234
Page 234
235
Page 235
236
Page 236
237
Page 237
238
Page 238
239
Page 239
240
Page 240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
Page 240/341

Download datasheet (10Mb)Embed
PrevNext
Lattice Semiconductor
Configuration Tab
The Configuration Tab lists all user-accessible attributes with default values set. Upon completion, click Generate
to generate source and constraint files. The user may choose to use the .lpc file to load parameters.
Figure 11-44. Configuration Tab for DDR_Generic
The user can change the Mode parameter to choose either Input, Output, Bidirection or Tristate DDR module. The
other configuration parameters will change according to the mode selected. The Delay parameter is only available
for Input and Bidirectional modes. Similarly the Multiplier for Fixed Delay parameter is only available when the
Delay parameter is configured to Fixed.
Table 11-12. User Parameters in the IPexpress GUI
User Parameters
Mode
Mode selection for the DDR block.
Data Width
Width of the data bus.
Gearing Ratio
Gearing ratio selection.
Delay
Input delay configuration
Fixed delay setting. Available only when delay is
Multiplier for Fixed Delay
configured as fixed.
Allows for the selection of a single clock for the
Use Single Clk for 1x
gearing logic.
1. Only 1x available when Mode is Bidirection or Tristate.
DDR_MEM
Figure 11-45 shows the main window when DDR_MEM is selected. Similar to the DDR_Generic, the only entry
required here is the module name. Other entries are set to the project settings. The user may change these entries
LatticeXP2 High-Speed I/O Interface
Description
11-36
Values/Range
Default
Input, Output,
Input
Bidirectional, Tristate
1-64
8
1
1x
1x, 2x
Dynamic, Fixed,
Dynamic
Fixed XGMII
0-15
0
On/Off
Off